MICROELECTRONIC SYSTEMS NEWS





The following items are listed in most recent order.
ECE Faculty Positions at Lafayette College

Faculty Lecturer Position at Simon Fraser University

VLSI Circuits Faculty Position at SIU Carbondale

Faculty Positions in Power Electronics in Guangzhou, China

Post-Doc Position at UC Irvine

Text on Computer System Design: System-on-Chip

Dept. Chair Position Available at Florida International University

Text on Circuit Design with VHDL (Second Edition)

3D-IC PROCESS AVAILABLE VIA CMP/CMC/MOSIS

ALGO-LOGIC SUPPORTS NETFPGA PLATFORMS

POTSDAM INTELLIGENT CAMERA SYSTEM

EVE HW/SW CO-VERIFICATION UNIVERSITY PROGRAM

Text on Digital Electronics and Design with VHDL

Text on Reconfigurable Computing

Free Open Source PDK and SoC Design Tutorials for SCMOS

Free Text and Course Materials on Embedded Systems

ACM Transactions on Reconfigurable Technology and Systems

Text on Digital Electronics

Hafnium-based Chips Under Development

IBM announces new eDRAM

Realizing Microsystems (Presentation by Dan Gale of CMC)

Configuring Actel Devices

Free Verification Tools for Researchers

Texts on SystemVerilog for Design and Verification

Altera Launches High-Performance Computing University Program

Text on Design for Testability

OpenSPARC

HP/Elixent Lab in the UK to become Panasonic R&D Center

Free WebPack Software from Xilinx

Self-Test and Repair Memory

Property Specific Language Package Available for Verification

Text on Using Configured Cores

On-Line Review of Textbooks

Text on Hardware Design Using VHDL

Magnetoresistive Random Access Memory (MRAM)

Advanced Verification Methodology for SystemC and SystemVerilog

Microelectronics, Microsystems & Reliability Training

Radiation-Hardened and Radiation-Tolerant FPGAs

Radiation-Hardened Structured ASICs

IP Integration Facilitated by SPIRIT

Merging and Upgrading VHDL Standards

Verification Methodology Manual for SystemVerilog

Czech Center of Excellence for Microelectronics

Radiation-Tolerant Design Using LEON

C-based Design Using PICO Express

Automated Synthesis of Fixed-Point RTL Using Catapult-C

Functional Data Parallel Programming using MMAlpha

Automated Synthesis of Multi-Core Processor Systems

Timing-Driven Placement of Standard Cells

Experimenting with Integrated Circuit Defects (DefSim)

Quality Intellectual Property

Change of Plans for LSI Logic Structured ASICs

How to Understand, Present and Invent Electronic Circuits

Electronic System Level Design Using Celoxica Starter Kit

Xilinx Targets Electronic System Level Design

Emerging Trends Discussed at DATE-2006

Hardware Design Using Ruby and Python

Partial Reconfiguration News

Quixilica Floating-point Cores for Xilinx FPGAs

System-on-Chip Design Course at MIT

Crosstalk Analysis Tools for ASICs

Student Teams Win SoC Design Contest

SystemC Becomes IEEE Standard 1666

Text on Reconfigurable Computing

C-to-FPGA Tools and Text

Text on Verilog Synthesis and Verification

VHDL Tutorial Examples

Text on Rapid Prototyping Using Altera FPGAs

Dynamically Reconfigurable Hardware

FPGA Power

Implementing DSP Applications Using Simulink and FPGAs/ASICs

Most Cited Papers in Journal of Solid-State Circuits

High-Definition and High-Speed Imaging

EDA Tools News Forum (ChipTalk)

Free SystemC On-line Tutorial

IEEE Embedded Systems Forum

Tensilica University Program

Common Platform for Manufacturing at 90-nm and 65-nm

Reflections on DAC by Gabe Moretti

DAC Keynote: Redefining Technology in the Nanometer Era

Configurable Multiprocessor Systems

Text on Hardware and Computer Organization

Synopsys DesignWare Includes Synthesizable PowerPC Cores

Text on Transactional-Level Modeling with SystemC

Free Workshops for Professors Using Xilinx

Text on Applications for Digital Signals

Text on Digital Image Processing Using MATLAB

Text on Circuit Design with VHDL

Text on Functional Verification

Text on Using the PIC18Fxx2 Microcontroller

Virtual Component Websites and Software

OpenFPGA Launched

Structured ASIC offered by Altera

Ten Million Altera Cyclone FPGAs Sold to 4600 Customers

Free Chip Estimation Tool

High-Voltage CMOS Foundry

RFID Reader Uses Field-Programmable Analog Array

Teaching Embedded Systems using ARM and FPGAs

Guides for Writing and Presentations and References

Text on Designing with Verilog

Secure Communication Processors

Mixed-Signal Structured Array

Dual-Core CPUs

Top 500 Supercomputers

Free Floating-Point Cores for FPGAs

High Performance Floating-Point Processor

SystemVision and VHDL-AMS

SystemVerilog

SystemC

Free Teaching Aid for Digital Logic

ARM to acquire Artisan

Open Base Station Architecture Initiative

SRC and SIA System-on-Chip Design Challenge

Internet0: Interdevice Internetworking

Free Courseware at MIT

CMC Strategic Plan for 2005-2010

120 ASICs at 90-nanometers by end of 2004

Xilinx offers EasyPath FPGAs

Reconfigurable Logic for SoCs

Reconfigurable Systems Will Emerge

VLSI Model Curriculum

Free Standard-Cell Library for the AMI-0.35um Process

SIA Report on Enrollment Trends 2004

Structured ASIC Platforms

Educational Uses of FPGAs

Schematic-driven Integrated Circuit Design Tools

C-to-FPGA Software Half-Price for Universities

Open Core Protocol International Partnership

New Intellectual Property Source Website

Magma Supports Both ASIC and FPGA Design

Revised VHDL Synthesis Standard Approved

Physical Synthesis of a 10M-gate ASIC Overnight

Collaborative US/India Design Flow for ASICs

Job Skills Needed for Future Designs

Jobs Outside the United States

Implementing High-Density Embedded Memory

Electronic Design Automation Software from Altera

Rapid Design and Re-Use of Analog Circuits

System-on-Chip Infrastructure in Taiwan

High-Level Language Translators

DVcon CEO Panel Report

Reconfigurable Platform Design

Esterel Technologies Academic Program

Architectures and Methodologies for Dynamic REconfigurable Logic (AMDREL)

European Electronic Chips & Systems Design Initiative (ECSI)

Text on Design of Interconnection Networks for Programmable Logic

Research and Training Action for System On Chip Design

Process-Induced Damage or Antenna Rules

Chemical Mechanical Polishing

Resolution Enhancement for Optical Lithography

Advanced IC Processes Being Developed By Intel

Tutorials on Mathematics to MATLAB

Third Edition of Hodges and Jackson's Text

Starter's Guide to Verilog 2001

Free Verilog Tools

MPEG Standards, Software and ICs

Hardware/Software Co-Design

Electronic Design Automation Tools

Free C-to-VHDL Synthesis Tool

Achieving 40x Reduction in Power with 0.5V CMOS

Pay-per-use Licensing for FPGA Cores

Free VHDL2Verilog Translator

ASIC Trends

EDA in India and China

System-Verilog Enhances Model Verification

ASIC Timing Optimization

ASIC and FPGA Markets

Teletesting Facility for Integrated Systems

Smoking CPUs

Field-Programmable Learning Arrays

One-Million Programmable Gates for Under $25

Benchmarking Future Deep-Submicron Circuits

Programmable System-on-Chip Student Projects

Development of Boundary-Scan Library Cells

IEEE/ACM Model Curricula for Computing

EDA Tools for Introductory VLSI Design Courses

IBERO-AMERICAN BOOKS ON MICROELECTRONICS EDUCATION

IC PLACEMENT TOOLS ARE NOT YET OPTIMAL

ORGANIC TRANSISTORS PROMISE FLEXIBLE ELECTRONICS

800 IBM ASICS POWER NEW CRAY-X1 SUPERCOMPUTER

EUROPRACTICE EDUCATIONAL PROGRAM FOR IC PROTOTYPING

WEB-BASED LEARNING PLATFORM FOR MICROELECTRONICS

OPEN EDA OFFERS FREE SOURCE CODE TO EVERYONE

SYSTEM-ON-CHIP DESIGN SERVICES

CUSTOM IC DESIGN USING WINDOWS

TEXT ON LOGICOS PROGRAMABLES (ESPANOL)

NON-DISCLOSURE VIOLATIONS ARE SERIOUS

SYSTEM-ON-CHIP DESIGN, SIMULATION AND CO-VERIFICATION

MOSIS/AMI-0.6 SMARTFRAME FOR CADENCE TOOLS

TEXT ON CMOS DIGITAL IC DESIGN BY KANG AND LEBLEBICI

CODESIGN USING SEAMLESS AND MODELSIM

FREE TEXT ON ANALOG CIRCUIT AND MICROPROCESSOR SYSTEM DESIGN

IBM EXPANDS MOSIS ACCESS TO ITS CMOS FAB

NEW TEXT ON VHDL-AMS WITH SYSTEMVISION SOFTWARE

NEW TEXT ON CMOS MIXED-SIGNAL CIRCUIT DESIGN

FREE VLSI DESIGN SOFTWARE FOR UNIX, WINDOWS AND MACS

VENTURES FOR RECONFIGURABLE DSP

GET2CHIP LAUNCHES UNIVERSITY CONNECTIONS PROGRAM

COLOR-CODED RESISTANCE CALCULATOR

IMPROVED SYSTEM-LEVEL DESIGN METHODS

TOOL FOR PLATFORM-BASED SYSTEM-ON-CHIP DESIGN

HSIM AVAILABLE TO UNIVERSITIES

BRAZIL ENHANCES MICROELECTRONICS

MAPPING OPTIMUM WORD-LENGTH DSP ONTO FPGAS

FAST BIT-TRUE SIMULATION

INTEGRATING CAD TOOLS FOR RAPID SOC IMPLEMENTATION

SYSTEM CANVAS--DSP DESIGN ENVIRONMENT

DSP/FPGA HARDWARE MODULES

MULTIPHYSICS MODELING SOFTWARE

DSP/FPGA EDUCATIONAL PLATFORM

CHIP INDUSTRY TACKLES ESCALATING MASK COSTS

LASER RESTRUCTURING FOR PROGRAMMABLE ARRAYS USING MAKELINK

BUILT-IN SELF-TEST FOR FPGAS

VHDL AND VERILOG EXAMPLES

VERILOG COMPUTER-BASED TRAINING COURSE

SYSTEM-LEVEL DESIGN USING SYSTEM-C

PROGRAMMABLE SYSTEM-ON-CHIP WITH ANALOG

RUN-TIME MANAGEMENT OF RECONFIGURABLE HARDWARE

MATLAB-TO-FPGA SYNTHESIS FOR DSP

MEMS EXCHANGE NETWORK

LOW-COST FUNCTIONAL CHIP TESTER

SRC SIGE DESIGN CONTEST

NANOTECHNOLOGY INITIATIVES

MICROFABRICATION LAB MODULES

FREE TSMC-0.25um STANDARD-CELL LIBRARY

SEVEN PRINCIPLES OF EFFECTIVE TEACHING

FREE PCI BRIDGE SOFT CORE

FULL-COLOR IMAGE SENSOR CHIP

SYSTEM-ON-CHIP TEST BENCHMARKS

DESIGNING RADIATION-TOLERANT INTEGRATED CIRCUITS

SYNPLIFY SOFTWARE FOR UNIVERSITES VIA ALDEC

INTEL TETRAHERTZ TRANSISTORS

IBM DOUBLE-GATE TRANSISTORS

IEEE FELLOWS

INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS

FREE CAD FOR MEMS

GIGASCALE SILICON RESEARCH

VISUALIZATION OF CONVOLUTION AND FOURIER TRANSFORM

SYSTEM-LEVEL PERFORMANCE CALCULATOR

ON-CHIP NETWORKS FOR SOC

COURSE NOTES FOR CUSTOM VLSI DESIGN

TUTORIAL SLIDES ON PHYSICAL DESIGN OF VLSI

TUTORIAL SLIDES ON INTEGRITY DESIGN OF MIXED-SIGNAL ICS

VISUALIZATION OF VLSI CAD ALGORITHMS

TUTORIAL ON GSM AND RF CIRCUITS

WEB-BASED SIMULATORS FOR COMPUTER ARITHMETIC

SYSTEM-ON-CHIP EMULATION

SYNOPSYS DESIGNWARE INCLUDES ARM CORE AND BUS

COMMON LICENSE CONSORTIUM FOR IP BLOCKS

ELECTRONIC CAD TOOLS AVAILABLE ON-LINE

ON-LINE TOOLS FOR PRINTED CIRCUIT BOARD DESIGN

RAPID PROTOTYPING OF DIGITAL SYSTEMS BY HAMBLEN AND FURMAN

NSF ADVANCED RESEARCH IN SENSORS AND IMAGING

TEXT ON DIGITAL DESIGN ESSENTIALS

GRADUATE COURSE ON IMAGE SENSORS AND DIGITAL CAMERAS

HARDWARE/SOFTWARE CO-DESIGN COURSE

SOC CURRICULA AND CONSORTIA

SYSTEM-ON-CHIP-IN-A-DAY METHODOLOGY

FREE TESTBUILDER SOFTWARE

ONE BILLION TRANSISTORS ON A CHIP

AUTOMATIC C-TO-GATES

MULTI-LEVEL SYNTHESIS FOR SOC

SYNTHESIS OF ANALOG CIRCUITS

IN-SYSTEM PROGRAMMABLE ANALOG ICS

FREE SILICON LIBRARIES

MOSIS IP LIBRARY

SYSTEM-ON-CHIP INITIATIVES IN CANADA

TRISCEND CONFIGURABLE SYSTEMS

SRC FUNDING FOR BACK-END PROCESSES RESEARCH

INTEL RESEARCH AWARDS FOR UNDERGRADUATES

ALDEC UNIVERSITY PROGRAM

SRC FUNDING FOR TESTING

CALL FOR NOMINATIONS FOR ACM PHD AWARD

REVIEW OF DISTANCE LEARNING

MULTIMEDIA AND CRYPTOGRAPHIC ASIC DESIGN CENTER

SOI DESIGN CENTER

EMBEDDED SYSTEMS

PLATFORM SYSTEM-ON-CHIP DESIGN

THE QUALITY OF SYNTHESIZED ASICS

TEXT ON AD/DA CONVERTERS

TEXT ON ANALOG LAYOUT

TEXT ON MODERN POWER ELECTRONICS AND AC DRIVES

TEXT ON FAULT-TOLERANT DIGITAL DESIGN

FREE MULTI-VALUED LOGIC SYNTHESIS SOFTWARE

EDA BENCHMARKS

SRC FUNDING FOR MIXED-SIGNAL DESIGN

SYSTEM-C FOR SYSTEM-LEVEL DESIGN

ATMEL FIELD-PROGRAMMABLE SYSTEM STARTER KIT

TEXT ON SYSTEM-ON-A-CHIP DESIGN AND TEST BY RAJSUMAN

SRC INTEGRATED SYSTEM DESIGN

DIGITAL STORAGE DEVICES

DIGITAL IMAGING INTEGRATED CIRCUITS

FIELD-PROGRAMMABLE ANALOG ARRAY

INCREASED COMPLEXITY OF PRINTED CIRCUIT BOARD DESIGN

HIGH-PERFORMANCE DSP USING XILINX FPGAS

CONFIGURABLE SYSTEM-ON-CHIP DEVICES

EVALUATING VIRTUAL COMPONENTS

FREE SPARC VHDL SOURCE CODE

SOC AND VIRTUAL COMPONENTS

NEW MOSIS USERS e-GROUP

SRC FUNDING FOR COMPUTER-AIDED DESIGN

FREE TIMING ANALYZER SOFTWARE

SPIRAL INDUCTOR SOFTWARE

DAC STUDENT DESIGN CONTEST

SYSTEM-ON-CHIP MASTERS PROGRAM AT KTH STOCKHOLM

ANALOG DESIGN $100,000 CHALLENGE

LIFE AND CAREER OF LYNN CONWAY

TEXT ON EMBEDDED COMPUTING SYSTEMS DESIGN BY WOLF

IEEE DESIGN CONTEST FOR PERSONAL COMPUTING DEVICES

FREE DSP ENGINEER'S TEXTBOOK

FREE DAISY BINARY TRANSLATOR

FPGA SYNTHESIS USING PEAKFPGA

FREE WEB-BASED SOFTWARE FOR CONFERENCES

PRINTED CIRCUIT BOARD DESIGN SOFTWARE

RECONFIGURABLE COMPUTING SYSTEMS USING XILINX VIRTEX FPGAS

FPGA TO ASIC MIGRATION

ASIC EMULATION USING FPGAS

ONLINE NEWS ABOUT SYSTEM-ON-A-CHIP

NEW IC FABRICATION OFFERINGS VIA MOSIS

FREE SLIDES WITH BOOK ON VLSI DIGITAL SIGNAL PROCESSING

NEW DIGITAL SIGNAL PROCESSING CHIPS

SYSTEM ON A PROGRAMMABLE CHIP

MEMS FOUNDRY SERVICE AVAILABLE VIA CMP

TANNER RESEARCH AND MOSIS FORM ALLIANCE

FREE SILICON PROTOTYPING FOR EDUCATION VIA MOSIS

EDA SOFTWARE FOR UNIVERSITIES

ON-LINE TEXTBOOK ON ASIC DESIGN

PRESENTATIONS OF ELECTRONIC DESIGN AUTOMATION

PRESENTATIONS ON MICROELECTRONICS EDUCATION

RESEARCH OPPORTUNTIES AT USC

MEMSCAP MEMS FOUNDRY FOR AMS AVAILABLE VIA CMP

TSMC 0.18-MICRON CMOS PROCESS AVAILABLE VIA MOSIS

IC LAYOUT SERVICES

GRAPHICAL SOFTWARE FOR HDL DESIGN

MOSIS-COMPATIBLE DESIGN TOOLS AND LIBRARIES

CO-DESIGN OF SOFTWARE AND HARDWARE

INTERNET-BASED DESIGN FOR FPGAS

INTERNET-BASED DESIGN FOR ASICS

SYSTEM-ON-CHIP AND TRAINING IN EUROPE

CDROM ON MICROSYSTEMS AVAILABLE

UNIFIED MODELING LANGUAGE

PROFESSOR'S KIT FROM WESTERN DESIGN CENTER

VERILOG AND VHDL GROUPS MERGE

FREE TIMING ANALYZER SOFTWARE

UNIVERSITY VLSI DESIGN CONTEST

Multi-project Wafer Fabrication of Mixed-Signal CMOS

INTERNET COURSES FOR CADENCE AND SYNOPSYS

PRINTED CIRCUIT BOARD DESIGN SOFTWARE FREE TRIAL

FREE DSP SIMULATION SOFTWARE FOR UNIVERSITIES

SCHEMATIC-DRIVEN INTEGRATED CIRCUIT DESIGN TOOLS

IC MULTI-PROJECT MERGER SOFTWARE

TEXT ON REUSE TECHNIQUES FOR VLSI DESIGN BY SEEPOLD & KUNZMANN

XILINX RESOURCE FOR UNIVERSITIES

IC DESIGN SERVICES BY TOP-VU TECHNOLOGY

TEXT ON ITERATIVE COMPUTER ALGORITHMS BY SAID AND YOUSSEF

TEXT ON DESIGN-FOR-TEST OF ICS BY CROUCH

SUPPORT FOR HDL-BASED DESIGN

OPEN VERILOG INTERNATIONAL

VHDL INTERNATIONAL

NEW PROCESSES AVAILABLE VIA MOSIS

0.18-MICRON CMOS AVAILABLE VIA CMP

IEEE JOURNALS HIGHLY CITED

IEEE MEMBERS ELECTED TO FELLOW GRADE As of January 1, 2000

TEXT ON LOGICWORKS 4: INTERACTIVE CIRCUIT DESIGN SOFTWARE BY CAPILANO COMPUTING

TEXT ON LOW-VOLTAGE/LOW-POWER ICS AND SYSTEMS BY SANCHEZ-SINENCIO AND ANDREOU

TEXT ON HIGH-PERFORMANCE SYSTEM DESIGN: CIRCUITS AND LOGIC BY VOJIN OKLOBDZIJA

TEXT ON INTEGRATED CIRCUITS FOR WIRELESS COMMUNICATIONS BY ABIDI, GRAY AND MEYER

TEXT ON RECONFIGURABLE COMPUTING BY KRESS

TEXT ON FUNDAMENTALS OF DIGITAL LOGIC WITH VHDL DESIGN

TEXT ON DIGITAL INTEGRATED CIRCUIT DESIGN BY MARTIN

INTRODUCTION TO COMPUTING SYSTEMS BY PATT AND PATEL

TANNER LIBRARIES FOR MOSIS

COMPUTER SOCIETY INTERNATIONAL DESIGN COMPETITION

TEXT ON DIGITAL SYSTEMS DESIGN USING VHDL BY ROTH

TEXT ON DIGITAL SYSTEMS DESIGN BY UYEMURA

STUDENT VLSI DESIGN CONTEST 2000

"FREE" INTELLECTUAL PROPERTY

DIGITAL SYSTEMS ENGINEERING TEXT BY DALLY AND POULTON

REPORT FOR NSF WORKSHOP ON BILLION TRANSISTOR SYSTEMS

TEXT ON VHDL CORE SYNTHESIS BY ROMDHANE, MADISETTI AND HINES

TUNABLE CMOS CURRENT MIRROR DESIGN

SYNAPTICAD WAVEFORMER

8051 DEVELOPMENT SYSTEM

NEW TEXT ON DIGITAL SYSTEMS DESIGN USING VHDL BY ROTH

NEW TEXT ON VERILOG SYNTHESIS BY CILETTI

NEW TEXT ON VHDL FOR DESIGNERS BY SJOHOLM AND LINDH

NEW TEXT ON VLSI DIGITAL SIGNAL PROCESSING BY PARHI

NEW TEXT ON VERILOG SYNTHESIS BY BHASKER

ACTEL AND GATEFIELD PARTNERSHIP

HSPICE ELECTRONIC NEWSLETTER

FREE SOURCE CODE FOR VIDEO CODEC

SYNPLICITY EVALUATION AND UNIVERSITY PROGRAMS

MOSIS EDUCATIONAL PROGRAM FOR U.S. UNIVERSITIES

IEEE MEMBERS ELECTED TO FELLOW GRADE As of January 1, 1999

JOBS AT SUN MICROSYSTEMS

NEW TEXT ON CMOS CIRCUIT DESIGN, LAYOUT AND SIMULATION

AMI 0.5-MICRON PROCESS AVAILABLE VIA MOSIS

GOOD DIE INTERNET SERVICE

PRO-TEST

MICROLAB

MIROTECH LAUNCHES UPRO-99 PROGRAM

POSSIBLE END TO VITESSE GAAS RUNS VIA MOSIS

DEVELOPMENTS IN DESIGN REUSE

TRIP REPORT ON FPGA-98

ELECTRONIC PRODUCT CHANGE NOTICES ALERT

MOSIS: BSIM3v3 AND 0.5-MICRON SOI

XILINX BOARDS AND CORES

MIXED-SIGNAL SPECIAL ISSUE

PHYSICAL DESIGN SPECIAL ISSUE

DRAM ARCHITECTURE AND TESTING SPECIAL ISSUE

CMP INTRODUCES 0.25-MICRON CMOS

COMPUTER-ASSISTED EDUCATION FOR ASICS

MOSIS OFFERS 0.35-MICRON PROCESSES

CAD EXPERIMENTS

CADENCE NORTH AMERICA UNIVERSITY SOFTWARE PROGRAM

WINDOWS 95/NT SPICE AVAILABLE FROM TANNER

EE Faculty Openings at the Univ. of Pittsburgh

Free Logic Simulator

ACTIVITIES IN MICROELECTRONIC SYSTEMS AT BOGAZICI UNIVERSITY, ISTANBUL, TURKEY

MARCO WHITE PAPERS DUE

IEEE MEMBERS ELECTED TO FELLOW GRADE As of January 1, 1998

New Text on Microelectronic Circuits (Fourth Edition)

TechJobs SuperSite

New Text on Circuits and Filters

New Text on Video Data Compression for Multimedia Computing

Tanner EDA Seminars

TVLSI Special Issue on Low Power Electronics and Design

NSF-CGP (Center for Global Partnership) Science Fellowship Program

Xilinx's University Training Courses

1997 VHDL International Outstanding Dissertation Award

Text on Digital Systems Design and Prototyping Using Field Programmable Logic

New Text on Verilog Synthesis

New Text on Digital Design Using VHDL

Quick-turn Prototyping of MCMs

Programmable MCMs for High Temperature and Space Applications

AHPL Software Available

Special Issue of IEEE Design and Test

High Performance Computing Users Group

DEC Technical Seminar/Hardware Evaluation Kit Pilot Program

Special Issue of TVLSI on FPGA Technology

Texas Instruments New DSP Chip

IEEE MEMBERS ELECTED TO FELLOW GRADE As of January 1, 1997

Reverse Engineering Capabilities Described on the WWW

WIZnet Electronic Commerce Product Registry

Field Programmable Analogue and Mixed-Signal Devices

FPGA Express Evaluation Software from Synopsys on the WWW

Programming Silicon WWW Site

DAC-96 and Supercomputing-94 Proceedings Available via WWW

Job Openings at MOSAID in Ottawa, Canada

MOSIS Enhances Access to Hewlett-Packard Submicron Processes

Multimedia Projector Uses Digital Micromirror Device

UDL/I Simulation/Synthesis Environment

Federal Information Exchange

MUMPS: Multi-User MEMS Processes at MCNC

SBIR on Adaptive Computing for RF Device and Component Modeling

Text on VLSI Physical Design by Sarrafzadeh and Wong

IEEE Computer Society WWW Features and Periodical Collection CD-ROM

POLIS: Embedded System Co-Design Software

Cascade University Program

Text on Low-Power Microelectronics by Machado

Intellectual Property as Reusable Logic Cores

SEMATECH Prepares for 0.25-Micron Design

125-Million Transistors on a Single Chip

Text on Digital IC Design by Rabaey

An Assessment of FPL-95

Text on Low Power Design Methodologies by Rabaey and Pedram

Verification/Synthesis Software Available

Mentor Graphics Design Kit for MOSIS

Text on CMOS Digital IC Design by Kang and Leblebici

Xilinx Logic Core Program

FPGAS as Reconfigurable Processing Elements

An Assessment of Conferences on Field-Programmable Devices and Systems

Integrated Circuit Prototyping Services

International Access to MOSIS IC Prototyping

Software for Custom Layout Design

Xilinx Application Notes

Chip Directory

Rapid-Prototyping of Application-Specific Signal Processors Program (RASSP)

VHDL Initiative Towards ASIC Libraries (VITAL)

VHDL International Users' Forum (VIUF)

Text on Structured Logic Design Using VHDL by Armstrong and Gray

Text on Tutorial on Field-Programmable Devices by Brown

On-Line References for Reconfigurable Computing

Reconfigurable Computing Using FPGAs

Text on Neural Information Processing and VLSI by Sheu and Choi

New NSF MOSIS Policies

Texas Instruments FPGAs in Universities

C++ to FPGA Compiler

FPGA Course Training Materials

ALLIANCE -- VHDL Synthesis Software for Free

Text on IDDQ Testing for CMOS VLSI by Rajsuman

Text on VLSI Digital Signal Processors by Madisetti

National Engineering Education Delivery System

Links to VLSI Information

Engineers' Virtual Computer

50,000-gate Prototyping Module Available

Routing Software for Multi-Chip Modules Available

MIDAS: Low-Cost Multi-Chip Module Fabrication

Text on Analog VLSI Signal and Information Processing by Ismail and Fiez

Text on Synthesis using Verilog by Sternheim

Text on VLSI Design using a Systems Approach by Wolf

Text on VLSI Physical Design Automation by Sait and Youssef

Multi-project Wafer Fabrication of Mixed-Signal CMOS

GaAs Semicustom Design Using MOSIS

Generic Reusable Module Using FPGAs

SoftSmiths Design Entry Tools

News Group on FPGAs has been formed

SPICE on Personal Computers

Graphical Debugger for Verilog

Analog VLSI Design Resource Kit

Xilinx University Program

Intel PLD Product Line Acquired by Altera

Call for CAD Benchmarks

CPLD Software from AMD

Procedural CMOS Synthesizer Software Available

SIS: An Interactive System for Sequential Circuit Synthesis

Signal Integrity Mailing List Now Active

Electronic Newsletter for Altera Programmable Logic

Electronic Access to SIG-DA Information

Text on Simultaneous Switching Noise of CMOS Devices and Systems

Text on Conceptual Design of MCMs and Systems by Sandborn and Moreno

Text on Physical Design of CMOS ICs Using L-EDIT by Uyemura

Text on Beginning Logic Design Using FPGAs by Van den Bout

Text on Parallel Algorithms For VLSI CAD by Banerjee

Proceedings of IEEE Workshop on Rapid System Prototyping

Workshop Report on Rapid Prototyping for Universities

Proceedings of University Day at PLDCON

Directory for Programmable Logic and Interconnect Vendors

Reconfigurable Interconnect Peripheral Processor Board

Electronic Newsletter for Packaging

CAPFAST, Commercial Schematic Capture Software

HYPER, Datapath Synthesis Software

OCEAN, Public-Domain Sea-of-Gates Software

New Releases of Videotape Seminar Series

Performance Analysis Software Available

MOSIS Design Kits for Cadence and Mentor

Wafer-Scale Conference Proceedings Available

Prices for Rapidly Prototyped MCMs

Text on Designing with FPGAs and CPLDs by Jenkins

Text on FPGA Technology by Trimberger

Electrically Programmable MCM Substrates

European-wide Student Design Experiment

BORG: Multiple Xilinx FPGA Prototyping Board

Text on Formal Approach to Hardware Design by Staunstrup

PROTOZONE: Prototyping Design Frame for FPGAs

Actel University Program

FAST -- A Computer Network Broker

VHDL Architectural Synthesis Software

Berkeley SPICE Software

Videotape on Semiconductor Processing Available

Xilinx-User's International Forum on Internet

Official SCMOS Technology File for MAGIC

FPGA Conversions to Mask Gate Arrays

Text on Circuit Design for CMOS VLSI Text by Uyemura

Software for Computer-Aided Logical Design Text by Hill

New Edition of Weste and Eshraghian's Text Available

Text on VHDL Analysis and Modeling of Digital Systems by Z. Navabi

IFIP Information Available via FTP

Digital Alpha AXP Systems Available on the Internet

Sidewall Coupling Measurements for HP-CMOS34 Process

ASIC Tools Available from Tanner Research

Micromachining Using MOSIS

Text on Application-Driven Architecture Synthesis by Catthoor and Svensson

WireC: A Graphical/Procedural System for Schematics

MIT 6.111 Digital Design Tools

zebu2

Return to MSN Home Page

dbouldin@utk.edu