=================================================================
TITLE: SystemVerilog
SystemVerilog is a significant new language with extensions that
enhance Verilog in a number of areas, providing productivity
improvements for RTL designers, verification engineers and for
those involved in architecture and system design. SystemVerilog
designs can be simulated using ModelSim using interfaces for
transaction level modelling as well as assertion-based
verification. Training courses are offered world-wide by Doulos.
=================================================================
FILENUMBER: 1194
BEGIN_KEYWORDS
SystemVerilog
END_KEYWORDS
DATE: February 2005
TITLE: SystemVerilog
Return to MSN Home Page