MICROELECTRONIC SYSTEMS NEWS




FILENUMBER: 6011
BEGIN_KEYWORDS
jenkins text fpga cpld
END_KEYWORDS
DATE: april 1994
TITLE: Text on Designing with FPGAs and CPLDs by Jenkins

Text on Designing with FPGAs and CPLDs by Jenkins

(Contributed by Jesse Jenkins of Xilinx)

"Designing with FPGAs and CPLDs" by Jesse Jenkins
includes twelve chapters and describes architectures and appropriate design 
techniques for most commercially available products as well as critical 
architecture needs and design software capabilities. 

Digital system design has changed a great deal in the last ten years.
Today's designers are confronted with many devices from which to choose
and a corresponding set of design software to support the devices.  To cut
through the confusion, designers need a solid understanding of the basics
for both devices and software.  This book isolates the critical
ideas necessary to understand field-programmable gate arrays (FPGAs),
complex programmable logic devices (CPLDs) and their supporting software.

Chapter 1: "Anatomy of a FPGA" builds up the properties necessary
		   for any FPGA or CPLD to process.

Chapter 2: "Design Software" introduces the features that motive the needs
		   design software must satisfy.

Chapter 3: "Programmable Macro Logic", Chapter 4: "Logic Cell Array", 
Chapter 5: "Multiple Array Matrix", and Chapter 6: "ACT" explore commercial products.
  
Chapter 7: "A Large Example" presents a larger design that is cast onto each
		   previous architecture so readers can assess the translation.

Chapter 8: "Additional FPGAs and CPLDs" and Chapter 9: "Newcomers"
           feature eight additional architectures in less detail 
		  using a compressed format.

Chapter 10: "Benchmarks and Metrics" offers an overview of the recent PREP
			benchmarks and some ideas on design metrics.

Chapter 11: "Decisions" delineates a variety of criteria for selection of FPGAs and CPLDs.

Chapter 12: "Retargetting" summarizes the process of migrating a design from
		  an FPGA to another medium such as a gate array or standard cell chip.

Appendix: "Design for Testability" describes the basics for ad hoc and scanable
           designs.

To order ISBN 0-13-721549-5, contact Prentice-Hall in Englewood Cliffs, NJ
at (800)-223-1360.

Return to MSN Home Page