MICROELECTRONIC SYSTEMS NEWS
FILENUMBER: 9410
BEGIN_KEYWORDS
AHPL Software Hill
END_KEYWORDS
DATE: march 1997
TITLE: AHPL Software Available
ENHANCED PACKAGE of AHPL based DESIGN TOOLS,
ideal in an ACADEMIC environment, are available.
A significantly expanded AHPL tool set including a
network level simulator and a window to realization in a variety
of third party environments is now available. READ ON, if you
are not completely satisfied with VHDL or Verilog as a students
first introduction to a design language or would like to use a
simpler clock mode language as a source for FPGA realizations.
It is not convenient to provide for downloading the
comprehensive user manual from a web page, so the AHPL tools are
distributed on disk and packaged with the user manual. If you
have any interest in the AHPL tool package, please send email
to: hill@ece.arizona.edu
You will then receive a more detailed explanation of the package.
Most readers of this message will find that they are eligible
to receive the package without charge prior to 1 July 1997.
Fred Hill
dbouldin@utk.edu