

DESIGNING FPGAS & ASICS

Simulation and Testing

Prof. Don Bouldin, Ph.D.




Electrical & Computer Engineering

University of Tennessee

TEL: (865)-974-5444

FAX: (865)-974-5483

dbouldin@tennessee.edu



© 2007 -- Don Bouldin

COURSE OUTLINE

- Overview of FPGAs and ASICs
- Using Synthesis
- HDL Examples
- Simulation and Testing
- Physical Place and Route
- Testing ASICs
- Component Reuse

© 2007 -- Don Bouldin

SEMI-CUSTOM DESIGN FLOW OF DIGITAL FPGAS/ASICS

1—HDL


```

CASE w IS
  WHEN "00" => y <= "1000";
  WHEN "01" => y <= "0100";
  WHEN "10" => y <= "0010";
  WHEN OTHERS => y <= "0001";
END CASE;
    
```

2--PRE-SYNTHESIS SIMULATION



3--SYNTHESIS/AUTO LAYOUT




4--POST-LAYOUT SIMULATION



© 2007 -- Don Bouldin

PRE-SYNTHESIS SIMULATION IS TECHNOLOGY-INDEPENDENT

Note the "zero" delay at 2450 ns:



© 2007 -- Don Bouldin

POST-LAYOUT SIMULATION INCLUDES COMPONENT AND WIRING DELAYS


Note the "14ns" delay at 2464 ns:




© 2007 -- Don Bouldin

Simulation of fulladd.vhd

- Pre-synthesis: outputs change instantly at 200 ns.



- Post-layout: outputs change at 206-207 ns.




© 2007 -- Don Bouldin

RECOMMENDED METHOD FOR LEARNING VHDL

- Copy a known working file to use as a template with reserved words and syntax. Simulate it.
- Modify the VHDL source code to perform your intended operations and then simulate the revised code.
- Be wary of examples in textbooks and on the internet since not all VHDL code is synthesizable with a particular synthesis tool and software environment.
- Avoid use of the “FOR” statement which is confusing.
- Avoid using technology-dependent statements like “WAIT until 14 ns”. Instead, use “WAIT_CLOCK(16)”.

© 2007 -- Don Bouldin

SIMULATION SHOWS THE RESPONSES OF THE VHDL TO STIMULI




- Functional stimuli are developed by the designer to mimic the system environment.

© 2007 -- Don Bouldin

THE TESTBENCH CONTAINS THE STIMULI, RESPONSES AND UUT

- The testbench is written in VHDL but is not synthesized into the FPGA/ASIC.



© 2007 -- Don Bouldin

EXPECTED RESPONSES ARE COMPARED TO ACTUAL ONES

- “Failure” stops simulation while “warning” does not.
- “Note” is used to document a correct response.

```

wait_clock(16);
IF (left_seg = X"6")
  -- check second state of 7-segment display
  THEN
    ASSERT false
    REPORT "Output signals set correctly (7-segment second state)"
    SEVERITY note;
  ELSE
    ASSERT false
    REPORT "Output not set correctly (7-segment second state)"
    SEVERITY warning;
  END IF;
  
```

© 2007 -- Don Bouldin


ALL VHDL SOURCE LINES SHOULD BE TESTED

The simulator can produce coverage reports.

Pathname	Lines	Hits	%	Coverage
tel tech/bin/./suinos5	228	0	0.0	
tel tech/bin/./suinos5	502	0	0.0	
tel tech/bin/./suinos5	20	0	0.0	
ky/bist_mod.vhd	126	104	82.5	
ky/debounce.vhd	6	6	100.0	
ky/mainlogic.vhd	193	170	88.1	
ky/out_7seg.vhd	71	43	60.6	
ky/out_leds.vhd	42	30	71.4	
ky/prng.vhd	24	22	91.7	
ky/registers.vhd	13	13	100.0	
ky/translate_job.vhd	12	12	100.0	
bench/main_test.vhd	87	80	92.0	
Total	1359	480	35.3	

© 2007 -- Don Bouldin

FINAL VERIFICATION IS PERFORMED USING A PROTYPING BOARD



© 2007 -- Don Bouldin

XILINX TOOLS ARE FREE BUT TARGET ONLY XILINX PARTS

- Anyone can download Xilinx WebPACK tools for free from www.xilinx.com

Free ISE WebPACK 7.1i



The free ISE WebPACK™ 7.1i is the most complete, easy-to-use software solution to complete a Xilinx CPLD or medium-density FPGA design. ISE WebPACK is the ideal downloadable desktop solution offering free software modules from ABEL and HDL, synthesis to device filing and JTAG programming. ISE WebPACK is a subset of our award winning ISE Foundation™ design tools providing instant access to the ISE tools at no cost. Xilinx has created a solution that allows convenient productivity by providing a design solution that is always up to date with error-free downloading and single file installation.

ModelSim™ Xilinx Edition-III



The ModelSim-III Family of Products

Product Name	Available From
ModelSim-III Starter	Free from Xilinx
CPL	Full

- WebPACK includes a free version of ModelSim that works only for Xilinx parts but you must register at www.mentor.com


© 2007 -- Don Bouldin

IMPLEMENTING A PROJECT

- Determine I/O Requirements
- Partition into 5-9 submodules and test individually before combining.
- Use/Enhance Built-In Self-Test
- Debounce Pushbutton Switches
- Filter an Input to Produce a Single Pulse
- Use hierarchy with Submodule Components
- Synchronize Externally Clocked Inputs


© 2007 -- Don Bouldin

DETERMINE SYSTEM I/O REQUIREMENTS




© 2007 -- Don Bouldin

DECOMPOSE EACH LEVEL INTO 7 +/- 2 SUBMODULES



© 2007 -- Don Bouldin

SIMULATE EACH SUBMODULE AND THEN INTEGRATE THEM



© 2007 -- Don Bouldin

BUILT-IN SELF-TEST

- Downloading hw3a (BIST) ensures the integrity of the connection between the CPU and the Spartan3 prototyping board AND then checks the input switches and the 7-segment displays.
- More thorough checks could be added to ensure the integrity of the board I/O for a specific project.



© 2007 -- Don Bouldin

INTERNAL FREQUENCIES CAN BE DERIVED FROM THE EXTERNAL CLOCK

- A crystal oscillator on the Spartan3 prototyping board produces a 50 MHz clock.
- Counters can be used to divide down a frequency into a slower synchronized one:

Divide By	Frequency	Duration
1	clock_50MHz	20 ns
2	clock_25 MHz	40 ns
25	clock_1MHz	1000 ns = 1us
10	clock_100KHz	10 us
10	clock_10KHz	100 us
10	clock_1KHz	1000 us = 1 ms
10	clock_100Hz	10 ms
10	clock_10Hz	100 ms
10	clock_1Hz	1000 ms = 1 s
10	clock_tenthHz	10 s

© 2007 -- Don Bouldin

Simulation of clk_div.vhd (part 1)

- 50 MHz divided by 2 → 25 MHz:




- 25 MHz divided by 25 → 1 MHz:



© 2007 -- Don Bouldin

Simulation of clk_div.vhd (part 2)

- 10 KHz divided by 10 → 1 KHz:



© 2007 -- Don Bouldin

clk_div.vhd (part 1)

```

in#          sim:clk_div: clk_div.vhd
1  -- original from sim:modules at verilog Test
2  -- created on 3/25/07 by Don Bouldin, Civ 5000 and TestLab
3  LIBRARY IEEE;
4  USE IEEE.STD_LOGIC_1164.ALL;
5  USE IEEE.STD_LOGIC_ARITH.ALL;
6  USE IEEE.STD_LOGIC_UNSIGNED.ALL;
7
8  ENTITY clk_div IS
9
10     port
11     (
12         clock_50MHz      : IN  STD_LOGIC;
13         clock_25MHz      : OUT  STD_LOGIC;
14         clock_1MHz       : OUT  STD_LOGIC;
15         clock_100KHz     : OUT  STD_LOGIC;
16         clock_10KHz      : OUT  STD_LOGIC;
17         clock_1KHz       : OUT  STD_LOGIC;
18         clock_10Hz       : OUT  STD_LOGIC;
19         clock_1Hz        : OUT  STD_LOGIC;
20         clock_tenthHz    : OUT  STD_LOGIC);
21
22 END clk_div;
23
24 ARCHITECTURE OF clk_div IS
25
26     SIGNAL count_25MHz : STD_LOGIC_VECTOR( 000000 );
27     SIGNAL count_1MHz  : STD_LOGIC_VECTOR( 000000 );
28     SIGNAL count_100KHz : STD_LOGIC_VECTOR( 000000 );
29     SIGNAL count_10KHz : STD_LOGIC_VECTOR( 000000 );
30     SIGNAL count_1KHz : STD_LOGIC_VECTOR( 000000 );
31     SIGNAL count_10Hz : STD_LOGIC_VECTOR( 000000 );
32     SIGNAL count_1Hz : STD_LOGIC_VECTOR( 000000 );
33     SIGNAL count_tenthHz : STD_LOGIC_VECTOR( 000000 );
34
35 BEGIN

```

© 2007 -- Don Bouldin

clk_div.vhd (part 2)

```

in#          sim:clk_div: clk_div.vhd
33 BEGIN
34     PROCESS
35     BEGIN
36         -- Divide by 2
37         WAIT UNTIL clock_50MHz'EVENT and clock_50MHz = '1';
38         IF count_25MHz < 1 THEN
39             count_25MHz <= count_25MHz + 1;
40         ELSE
41             count_25MHz <= "00";
42         END IF;
43         IF count_25MHz < 1 THEN
44             clock_25MHz_int <= '0';
45         ELSE
46             clock_25MHz_int <= '1';
47         END IF;
48
49         -- Riggle clocks are used in this code to save prescaler hardware
50         -- Sync all clock prescaler outputs back to master clock signal
51         clock_1Hz <= clock_25MHz_int;
52         clock_10Hz <= clock_1Hz_int;
53         clock_100Hz <= clock_10Hz_int;
54         clock_1KHz <= clock_1KHz_int;
55         clock_10KHz <= clock_10KHz_int;
56         clock_100KHz <= clock_100KHz_int;
57         clock_1Hz <= clock_1Hz_int;
58         clock_10Hz <= clock_10Hz_int;
59         clock_1KHz <= clock_1KHz_int;
60         clock_tenthHz <= clock_tenthHz_int;
61
62     END PROCESS;

```

© 2007 -- Don Bouldin

clk_div.vhd (part 3)

```

in#          sim:clk_div: clk_div.vhd
62     PROCESS
63     BEGIN
64         -- Divide by 25
65         WAIT UNTIL clock_1MHz_int'EVENT and clock_1MHz_int = '1';
66         IF count_10Hz < 1 THEN
67             count_10Hz <= count_10Hz + 1;
68         ELSE
69             count_10Hz <= "00000";
70         END IF;
71         IF count_10Hz < 1 THEN
72             clock_10Hz_int <= '0';
73         ELSE
74             clock_10Hz_int <= '1';
75         END IF;
76     END PROCESS;
77
78     PROCESS
79     BEGIN
80         -- Divide by 10
81         WAIT UNTIL clock_10Hz_int'EVENT and clock_10Hz_int = '1';
82         IF count_100KHz < 1 THEN
83             count_100KHz <= count_100KHz + 1;
84         ELSE
85             count_100KHz <= "0000";
86         END IF;
87         IF count_100KHz < 1 THEN
88             clock_100KHz_int <= '0';
89         ELSE
90             clock_100KHz_int <= '1';
91         END IF;
92     END PROCESS;
93
94 END clk_div;

```

© 2007 -- Don Bouldin

clk_div.vhd (part 4)

```

136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

```

© 2007 -- Don Bouldin

clk_div.vhd (part 5)

```

136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500

```

© 2007 -- Don Bouldin

clk_div.vhd (part 6)

```

136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500

```

© 2007 -- Don Bouldin

AN INPUT PUSHBUTTON SWITCH MAY BOUNCE




Fig. 5.11, Page 243
© 1997 A-W-L, Inc.
Used by permission.

© 2007 -- Don Bouldin

debounce.vhd

```


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500

```

© 2007 -- Don Bouldin

Simulation of debounce.vhd (part 1)


- PB has been 0 (inactive), then is 1 (active) but only for 10 ms (too short to be valid) so PB_debounced stays 1 (inactive):



© 2007 -- Don Bouldin

Simulation of debounce.vhd (part 2)


- This time PB is 1 (active) for 60 ms (which is valid since it is at least 40ms) so PB_debounced becomes 0 (active):



© 2007 -- Don Bouldin

FILTER AN INPUT TO PRODUCE A SINGLE PULSE

An External Pushbutton Switch May Be Pressed For Multiple Clock Ticks




A Circuit Can Be Implemented to Produce Only a Single Pulse



© 2007 -- Don Bouldin

Simulation of onepulse.vhd

- PB_debounced has been 0 (active) for 100 ms but only a single 1 ms pulse is produced:



© 2007 -- Don Bouldin

onepulse.vhd (part 1)

```

in #                                sim:/onepulse : onepulse.vhd
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.all;
3  USE IEEE.STD_LOGIC_ARITH.all;
4  USE IEEE.STD_LOGIC_UNSIGNED.all;
5
6  -- Single Pulse circuit
7  -- the output will go high for only one clock cycle
8
9  ENTITY onepulse IS
10
11     PORT (PB_debounced, clock_1mhz : IN STD_LOGIC;
12          PB_single_pulse : OUT STD_LOGIC);
13
14 END onepulse;
15
16
    
```

© 2007 -- Don Bouldin

onepulse.vhd (part 2)

```

--
16 ARCHITECTURE a OF onepulse IS
17     SIGNAL PB_debounced_delay, Power_on : STD_LOGIC;
18
19
20 BEGIN
21     PROCESS
22     BEGIN
23         WAIT UNTIL (CLOCK_1mhz'event) AND (CLOCK_1mhz='1');
24         -- Power_on will be initialized to '0' at power up
25         IF Power_on='0' THEN
26             -- This code resets the critical signals once at power up
27             PB_single_pulse <= '0';
28             PB_debounced_delay <= '1';
29             Power_on <= '1';
30         ELSE
31             -- A single clock cycle pulse is produced when the switch is hit
32             -- No matter how long the switch is held down
33             -- The switch input must already be debounced
34             IF PB_debounced = '1' AND PB_debounced_delay = '0' THEN
35                 PB_single_pulse <= '1';
36             ELSE
37                 PB_single_pulse <= '0';
38             END IF;
39             PB_debounced_delay <= PB_debounced;
40         END IF;
41     END PROCESS;
42
43 END a;
44
45 END PROCESS;
46
47 END a;
    
```

© 2007 -- Don Bouldin

onepulse.vhd (part 1) (modified)

Original

```

in #                                sim:/onepulse : onepulse.vhd
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.all;
3  USE IEEE.STD_LOGIC_ARITH.all;
4  USE IEEE.STD_LOGIC_UNSIGNED.all;
5
6  -- Single Pulse circuit
7  -- the output will go high for only one clock cycle
8
9  ENTITY onepulse IS
10
11     PORT (PB_debounced, clock_1mhz : IN STD_LOGIC;
12          PB_single_pulse : OUT STD_LOGIC);
13
14 END onepulse;
15
16
    
```

Modified:

```

in #                                sim:/onepulse : onepulse.vhd
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.all;
3  USE IEEE.STD_LOGIC_ARITH.all;
4  USE IEEE.STD_LOGIC_UNSIGNED.all;
5
6  -- Single Pulse circuit
7  -- the output will go high for only one clock cycle
8
9  ENTITY onepulse IS
10
11     PORT (PB_debounced, reset_pb_flag, clock_1mhz : IN STD_LOGIC;
12          PB_single_pulse, pb_flag : OUT STD_LOGIC);
13
14 END onepulse;
15
16
    
```

© 2007 -- Don Bouldin

onepulse.vhd (part 2) (modified)

```

17 ARCHITECTURE a OF onepulse IS
18     SIGNAL pb_debounced_delay, Power_on : STD_LOGIC;
19
20 BEGIN
21     PROCESS
22     BEGIN
23         WAIT UNTIL (clock_10Hz='HIGH') AND (clock_10Hz='1');
24         Power_on will be initialized to '0' at power up
25
26         IF Power_on='0' THEN -- This code creates the critical signals once at power up
27             pb_single_pulse <= '0';
28             pb_debounced_delay <= "1";
29             pb_flag <= "1";
30             Power_on
31         ELSE
32             -- A single clock cycle pulse is produced when the switch is hit
33             -- No matter how long the switch is held down
34             -- The switch bounces must always be debounced
35             IF pb_debounced = '1' AND pb_debounced_delay = '0' THEN
36                 pb_single_pulse <= "1";
37                 pb_flag <= "1";
38             ELSE
39                 pb_single_pulse <= "0";
40                 IF reset_pb_flag = "1" THEN pb_flag <= "0";
41                 ELSE
42                     END IF;
43             END IF;
44             pb_debounced_delay <= pb_debounced;
45
46         END IF;
47     END PROCESS;
48 END a;

```

© 2007 -- Don Bouldin


Simulation of onepulse.vhd (modified)

- PB_debounced has been 0 (active) for 100 ms but only a single 1 ms pulse is produced and pb_flag is set. After being read, pb_flag is reset.



© 2007 -- Don Bouldin


HIERARCHY WITH SUBMODULE COMPONENTS



© 2007 -- Don Bouldin

Simulation of hierarch.vhd

- A proper pressing of btn0 sets pb_flag to HIGH.
- Once pb_flag is read, it is reset to LOW.



© 2007 -- Don Bouldin

hierarch.vhd (part 1)

```

1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3 USE IEEE.STD_LOGIC_ARITH.ALL;
4 USE IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6 ENTITY hierarch IS
7     PORT (clock_50MHz, btn0, reset_pb_flag : IN STD_LOGIC;
8           pb_flag, clock_10Hz : OUT STD_LOGIC);
9 END ENTITY hierarch;
10 ARCHITECTURE a OF hierarch IS
11     -- Delay signals needed to connect submodules
12     SIGNAL clock_100Hz, clock_100ms, btn0_debounced : STD_LOGIC;
13     -- Use components to define submodules and parameters
14     COMPONENT debounce
15     PORT (pb : IN STD_LOGIC;
16           pb_debounced : OUT STD_LOGIC);
17     END COMPONENT;
18     COMPONENT onepulse
19     PORT (pb_debounced, reset_pb_flag, clock_10Hz : IN STD_LOGIC;
20           pb_single_pulse, pb_flag : OUT STD_LOGIC);
21     END COMPONENT;
22     COMPONENT clk_div
23     PORT (clock_50MHz : IN STD_LOGIC;
24           clock_100Hz : OUT STD_LOGIC;
25           clock_10Hz : OUT STD_LOGIC);
26     END COMPONENT;
27     clk_div : clk_div PORT MAP (clock_50MHz => clock_50MHz, clock_10Hz => clock_10Hz,
28                                clock_100Hz => clock_100Hz);
29     debounce : debounce PORT MAP (pb => btn0, clock_100Hz => clock_100Hz);
30     onepulse : onepulse PORT MAP (pb_debounced => btn0_debounced,
31                                  reset_pb_flag => reset_pb_flag,
32                                  pb_flag => pb_flag,
33                                  clock_10Hz => clock_10Hz);
34 END ARCHITECTURE a;

```

© 2007 -- Don Bouldin

hierarch.vhd (part 2)

```


36 BEGIN
37
38 -- Use Port Map to connect signals between components in the hierarchy
39 debounce1 : debounce PORT MAP (pb => btn0, clock_100Hz => clock_100Hz,
40                                pb_debounced => btn0_debounced);
41
42 prescaler : clk_div PORT MAP (clock_50MHz => clock_50MHz, clock_10Hz => clock_10Hz,
43                                clock_100Hz => clock_100Hz, clock_10Hz => clock_10Hz);
44
45 single_pulse : onepulse PORT MAP (pb_debounced => btn0_debounced,
46                                   reset_pb_flag => reset_pb_flag,
47                                   pb_flag => pb_flag,
48                                   clock_10Hz => clock_10Hz);
49
50 END a;
51

```

© 2007 -- Don Bouldin

Detailed Layout of hw3a


- Pin M13 is connected to btn0:



© 2007 -- Don Bouldin

SYNCHRONIZER REDUCES RISK OF METASTABILITY PROBLEMS

- Signals from external circuits whose clock is independent must be synchronized with our internal clock.
- If not, the external input may occur during the decision window of our flip-flop and cause it to go into a metastable state.
- To reduce the likelihood of this occurring, the input can be double-buffered.



© 2007 -- Don Bouldin