




HDL2GRAPHICS

Prof. Don Bouldin – 12 Nov. 2004

Purpose: Generate graphics from VHDL using *fpgadvpro*.

```
cd hw6b-04
mentor_tools; fpgadvpro &
create-new-project
hdl-import-vhdl
hdl-import-specify-files
hdl-import-target-convert
convert-hdl2graphics
log-conversion-complete
timer_tb (block)
timer_tester-1 (flow)
timer_tester-2 (flow)
timer_tester-3 (flow)
timer (block)
control_fsm (flow)
control_fsm-output (flow)
control_fsm-nextstate-left (flow)
control_fsm-nextstate-right (flow)
counter_struct (block)
bcdcounter (flow)
```

create-new-project



Creating a New Project


Please specify information about the new project

Name of new project:


Optional short description:

Directory in which your project folder will be created:


hdl-import-vhdl



hdl-import-specify-files




hdl-import-specify-files




hdl-import-target-convert




convert-hdl2graphics




log-conversion-complete




timer tb (block)




timer tester-1 (flow)




timer tester-2 (flow)




timer tester-3 (flow)




timer (block)




control fsm (flow)




control fsm-output (flow)




control fsm-nextstate-left (flow)



control fsm-nextstate-right (flow)



counter struct (block)



bcdcounter (flow)

