
**Tutorial:
NanoSim-VCS-MX
(NS-VCS-MX)**

Overview

The purpose of this tutorial is to help you create a combined simulation environment for both a mixed-signal simulation using NanoSim and VCS, and a mixed-language simulation using VCS-MX. This flow is referred to as *NanoSim-VCS-MX*.

Tutorial

The files described in [Table 1](#) are used in this tutorial:

Table 1 NanoSim-VCS-MX Files

File name	Description
<i>chargepump.spi</i>	SPICE <i>chargepump</i> subcircuit netlist
<i>chargepump_com.v</i>	Verilog behavioral description file for a <i>chargepump_com</i> module
<i>chargepump_seg.v</i>	Verilog behavioral description file for a <i>chargepump_seg</i> module
<i>bsim3.mod</i>	BSIM model card
<i>comlogic.v</i>	Verilog behavioral description file for a <i>comlogic</i> module
<i>command</i>	Command file for the VHDL-top VCS-MX simulation
<i>config</i>	NanoSim configuration file
<i>counter.v</i>	Verilog behavioral description file for a module, counter
<i>file_list.vc</i>	All Verilog description file names used in VCS compilation
<i>run</i>	Run script
<i>seglogic.v</i>	Verilog behavioral description file for a <i>seglogic</i> module
<i>signal.rc</i>	nWave setup file
<i>synopsys_sim.setup</i>	Setup file for mixed-HDL design

Table 1 NanoSim-VCS-MX Files (Continued)

File name	Description
<i>testbench.vhd</i>	VHDL test bench
<i>ucsAD.init</i>	Partition file for the NanoSim-VCS integration
<i>WORK</i>	Directory for the VCS-MX physical library

Procedure

There are two main objectives to create the simulation environment for the *NanoSim-VCS-MX* flow:

- [Setting up the NanoSim and VCS-MX Environment Variables and Paths](#)
- [Running a NanoSim-VCS-MX simulation](#)

Setting up the NanoSim and VCS-MX Environment Variables and Paths

To begin this tutorial, set all necessary environment variables and paths:

Steps

1 For VCS-MX:

```
setenv VCS_HOME VCS_installation_directory
set path = ($VCS_HOME/bin $path)
```

2 For NanoSim:

```
source NanoSim_installation_directory
  CSHRC_platform
```

3 For Licensing:

```
setenv SNPSLMD_LICENSE_FILE
  location_of_license_file
```

- 4 You can also create a setup script file, as an alternative:

EXAMPLE:

```
setenv VCS_HOME /usr/synopsys/vcs
set path = ($VCS_HOME/bin $path)
source /usr/synopsys/nanosim/CSHRC_sparcOS5

setenv SNPSLMD_LICENSE_FILE
26585@synopsys:$SNPSLMD_LICENSE_FILE
```

Running a NanoSim-VCS-MX simulation

To begin the second part of this tutorial, following these steps:

Steps

- 5 Open and read the *run* file (NanoSim-VCS-MX *run* script).

You should see the following (lines 1, 2 and 3, respectively), as shown in [Figure 1](#).

```
vlogan -f file_list.vc
vhdlan -event testbench.vhd
scs WORK.CFG testbench -mhdl -verilogcomp "+ad -PP"
scsim -include command
```

Figure 1 run file script sample

See [Table 2](#) for an explanation of each line of code.

Table 2 run file description

Line	Description
<p>Line 1:</p> <pre>vlogan -f file_list.vc</pre>	<p>Analyzes the Verilog source files listed in the <i>file_list.vc</i> file.</p> <p>-f has a file name that specifies Verilog description file names to be compiled.</p> <p><i>file_list.vc</i> includes six Verilog description files:</p> <p><i>counter.v</i> <i>comlogic.v</i> <i>seglogic.v</i> <i>chargepump_com.v</i> <i>chargepump_seg.v</i></p>
<p>Line 2:</p> <pre>vhdlan -event testbench.vhd</pre>	<p>Analyzes specified <i>testbench.vhd</i> VHDL file. Code is also generated for event-mode simulation using the -event option.</p>

Table 2 run file description (Continued)

Line	Description
<p>Line 3:</p> <pre>scs WORK.CFG_testbench -mhdl -verilogcomp "+ad -PP"</pre>	<p>Builds the simulation executable for this tutorial. The top-level design unit for elaboration is <code>CFG_testbench</code>, a configuration of the top-level test bench.</p> <p><code>WORK</code> is a logical library name. This library is defined in the VCS-MX <code>synopsys_sim.setup</code> setup file.</p> <p><code>-mhdl</code> is required for the Mixed-HDL design.</p> <p><code>-verilogcomp</code> takes Verilog description files that need compilation and the VCS compile time options.</p> <p><code>+ad</code> VCS compile time option enables the NanoSim integration</p> <p><code>-PP</code> enables dumping of signals on ports of the Verilog modules into the VPD files</p>

Table 2 run file description (Continued)

Line	Description
<p>Line 4:</p> <pre>scsim -include command</pre>	<p>scsim is the simulation executable:</p> <p>-include contains the VCS-MX simulation control file.</p> <p>command includes the following simulation control commands (lines 1-3):</p> <pre>dump -deep /TESTBENCH -o lcd.vpd run quit</pre> <p>Line 1 dump shows that all signals under /TESTBENCH are dumped to the lcd.vpd file. The signals simulated in NanoSim are excluded.</p> <p>Line 2 run shows that the simulator runs until either an assertion stop or failure is detected.</p> <p>Line 3 quit shows quitting of the simulation.</p>

- 6** Open and read the VCS-MX *synopsys_sim.setup* setup file. You should see a file as shown in [Figure 2](#).

```

WORK > default
default : ./WORK
timebase=ns
time_resolution=10ps

```

Figure 2 VCS-MX synopsys_sim.setup file sample

For a description of each line of code in [Figure 2](#), see [Table 3](#).

Table 3 VCS-MX synopsys_sim.setup file description

Line	Description
Line 1: WORK > default	Defines the mapping of the WORK logical library to default (an intermediate name)
Line 2: default : ./WORK	Defines the mapping of the default intermediate name to the ./WORK physical name (a UNIX path name.)
Line 3: timebase=ns time_resolution=10ps	timebase defines the basic unit of time used in VCS-MX. The default is nanoseconds (ns). time_resolution defines the VCS-MX simulation time resolution. To synchronize with NanoSim, 10ps is chosen because the NanoSim default simulation time resolution is 10ps.

- 7 View the VHDL/Verilog description files and familiarize yourself with the circuit.

The tutorial design involves an LCD driver. The LCD driver contains two parts:

- ◆ Behavioral digital control logic circuits that generate digital stimuli
- ◆ Transistor-level charge pump circuits that use digital stimuli and generate voltage outputs for an LCD

The design essentially comprises the following Verilog and VHDL description files, as shown in [Table 4](#).

Table 4 Verilog and VHDL description files

Verilog Description Files	VHDL Description Files
<i>comlogic.v</i>	<i>testbench.vhd</i>
<i>seglogic.v</i>	
<i>chargepump_com.v</i>	
<i>chargepump_seg.v</i>	
<i>counter.v</i>	

The entity *testbench* is the top-level that instantiates the following modules:

- ◆ *counter* (I0)
- ◆ *seglogic* (I1)
- ◆ *comlogic* (I2)
- ◆ *chargepump_com* (I3)
- ◆ *chargepump_seg* (I4)

The *chargepump_com* and *chargepump_seg* modules are the Verilog wrappers (containing only module names, port lists, and port declarations) that wrap around the transistor-level circuits that are simulated in NanoSim.

The transistor-level circuits are in the *chargepump.spi* SPICE netlist file. This file has transistor-level circuits for *chargepump_com* and *chargepump_seg*.

VCS is given the information about handing-off *chargepump_com* and *chargepump_seg* to NanoSim through the *vcsAD.init* file.

- 8 Open and read the *vcsAD.init* partition file for NanoSim integration. This is the required file for the +ad option.

You should see the following, as shown in [Figure 3](#).

```
partition -cell chargepump_com chargepump_seg;  
choose nanosim -n chargepump.spi -C config -o lcd;  
set bus_format <%d>;
```

Figure 3 vcsAD.init partition file sample

For a description of each line of code from [Figure 3](#), see [Table 5](#).

Table 5 vcsAD.init partition file description

Line	Description
<p>Line 1:</p> <pre>partition -cell chargepump_com chargepump_seg;</pre>	<p>Line 1 displays the partition command. The <code>-cell</code> option takes names of subcircuits to be simulated in NanoSim. These names must exactly match the names used for Verilog modules.</p> <p>View the <code>chargepump.spi</code> SPICE netlist file, and the <code>chargepump_com.v</code> and <code>chargepump_seg.v</code> Verilog description files.</p> <p>Verify <code>chargepump_com</code> and <code>chargepump_seg</code> are the subcircuit names in the <code>chargepump.spi</code> SPICE netlist file.</p> <p>Verify <code>chargepump_com</code> and <code>chargepump_seg</code> are the module names in the <code>chargepump_com.v</code> and <code>chargepump_seg.v</code> Verilog description files.</p> <p>Check that the node names defined with subcircuit names are used as port names in the <code>chargepump_com</code> and <code>chargepump_seg</code> modules. They must correspond (except for their bus format).</p>
<p>Line 2:</p> <pre>choose nanosim -n chargepump.spi -C config -o lcd;</pre>	<p>Line 2 displays the choose command. This command only takes <code>nanosim</code> and its command line options in the <i>NanoSim-VCS-MX</i> flow.</p> <p>The <code>-n</code>, <code>-C</code> and <code>-o</code> options are NanoSim command-line options. Here it takes the <code>chargepump.spi</code> SPICE netlist file, the <code>config</code> NanoSim configuration command file, and the NanoSim output file's prefix name, respectively.</p>

Table 5 vcsAD.init partition file description (Continued)

Line	Description
Line 3: <pre>set bus_format <%d>;</pre>	<p>Line 3 displays the set <code>bus_format</code> command. This command instructs VCS for the bus format used in the <code>chargepump.spi</code> SPICE netlist file.</p> <p>Check the <code>chargepump.spi</code> SPICE netlist file. You should see the following:</p> <pre>.subckt chargepump_com + com_inv<3> com_inv<2> com_inv<1> com_inv<0> + com_rsh<3> com_rsh<2> com_rsh<1> com_rsh<0> + clk</pre> <p>In this case, <code>com_inv<3></code>, <code>com_inv<2></code>, <code>com_inv<1></code>, and <code>com_inv<0></code> nodes correspond to the <code>com_inv[3:0]</code> port defined in the <code>chargepump_com</code> module in the <code>chargepump_com.v</code> Verilog description file.</p>

- 9** Open and read the *config* NanoSim configuration command file.

You should see the following, as shown in [Figure 4](#).

```
use_sim_case
Print_node_v TESTBENCH.I4.com_out_* TESTBENCH.I3.seg_out_*
set_print_uod out=all
```

Figure 4 NanoSim config command file sample

For a description of each line of code from [Figure 4](#), see [Table 6](#).

Table 6 NanoSim config command file description

Line	Description
Line 1: <code>use_sim_case</code>	Keeps case-sensitivity in the transistor-level netlist
Line 2: <code>Print_node_v</code> <code>TESTBENCH.I4.com_out_*</code> <code>TESTBENCH.I3.seg_out_*</code>	Prints output node voltage signals in the <i>chargepump_com</i> and <i>chargepump_seg</i> subcircuits
Line 3: <code>set_print_uod out=all</code>	Generates the <i>lcd_uod.out</i> unified output display (UOD) file. This UOD file contains data from both the <i>lcd.vpd</i> and <i>lcd.out</i> files. The <code>out=all</code> option maintains the <i>lcd.vpd</i> , <i>lcd.out</i> , and <i>lcd_uod.out</i> files.

10 Execute the *run* script.

11 Invoke the nWave waveform viewer by entering:

```
nWave -ssr signal.rc
```

You see input digital stimuli and output voltage signals in both the *chargepump_com* and *chargepump_seg* subcircuits, as shown in [Figure 5](#).

12 Select one of two options (command-line or GUI) to view hierarchical names in the waveform viewer:

- ◆ Press `h` on your keyboard
- ◆ Choose **View > Hierarchical Name** from the nWave menu bar, as shown in [Figure 6](#).




Figure 5 nWave display




Figure 6 nWave menu bar

You have now completed the tutorial. Thank you!