Implementing a LEON-based System-on-chip

> ECE652 Spring'05 Presentation by: Tushti & Ikram

Introduction

- SoC major revolution in the IC design
- whole functionality of a system is placed on a single chip

Advantages:

- High performance
- Shorter Design Cycle time
- Helps overcome space constraints
- is economically viable

Challenges:

- To deal with deep sub-micron complexities
- To integrate the IP
- To meet the mixed-Signal requirements



- Customize LEON-2 processor
- Make use of AES block from opencores.org
- Create AMBA wrapper to enable communication through AMBA buses.
- Integrate System-on-chip Platform
- Perform physical synthesis



- Processor core: LEON2-1.0.12
- Open Cores: AES
- BUS Standard: AMBA AHB/APB
- Artisan RAM as replacement for Dual Port RAM, SDRAM models.

Features of LEON 2-1.0.12

- It is a 32 bit processor
- Can be configured for technologies TSMC25, Virtex2, Atmel-18/25/35 etc.
- Debug support unit
- Cache System (Harvard Architecture)
- Other peripherals for embedded applications UARTS, 24-bit Timers, I/O ports, Memory controller.


Customizing LEON-2

- Target technology TSMC 25
- Artisan Rams used as Dual-Port RAM & SDRAM replacement.
- Replaced RAM Behavioral models with corresponding RTL models.
- Boot from External memory

RAM wrappers (*box0.vhd)

- SRAM read operation address of the memory location to be accessed should already be there when rising edge of clock appears.
- LEON-2 processor read operation Loads the address at the rising edge of the clock
- Wrapper acts as an interface between Leon-2 and SRAM

Reason for using Wrappers



CLK / data1 data2 lead-out A A1 A1 RAMSN D D D1

Rising signals are measured at 50% VDD and falling signals are measured at 50% VDD.


Artisan RAM read cycle

LEON-2 processor read cycle

Design IP blocks (e.g. AES)

- Each IP block need to be put inside a wrapper
- AES act as
 - AMBA AHB Bus Master
 - AMBA APB Bus Slave
- Next slide shows the interface of a standard AHB Bus Master and APB Bus slave.
- AES block would be listening to port 800000300xH – 8000003FFxH

AES Block: I/O



AMBA bus signals (AHB Bus)

- HBUSREQx Master requesting the bus
- HGRANTx Indicates that bus master requesting access is the highest priority master
- HREADY Indicates that transfer has finished
- HWRITE When high indicates a write transfer
- HRDATA[31:0] Read Data bus
- HWDATA[31:0] Write data bus

AMBA bus signals (APB bus)

- PSELx Indicates that the slave is selected
- PENABLE Its rising edge occurs in the middle of the APB transfer
- PWRITE When high, indicates an APB write access
- PADDR[31:0] APB address bus
- PWDATA APB Write data bus
- PRDATA APB Read data bus

Steps for adding IP block(AES)

- A wrapper is required to enable communication between AES and AMBA buses (aes.vhd , aes_ctrl.vhd)
- Files to be modified: DEVICE.VHD, TARGET.VHD, MCORE.VHD,TECH_TSMC25.VHD, AMBACOMP.VHD.
- TECH_TSMC25.VHD: replace behavioral models with corresponding technology specific models.

contd....

- AMBACOMP.VHD: Add IP block as a component so that bus controller know about new AHB Bus master.
- DEVICE.VHD: specify registers which IP block would be listening to. Specify number of masters on AHB.
- MCORE.VHD: any peripheral on AHB/APB has to be added in MCORE.VHD.

Synthesis:

- Before synthesizing Integrated SoC it is a good idea to synthesize the LEON processor – standalone.
- Generate black-box for RAM modules.
- Perform Post-synthesis simulation on the netlist using the test bench provided with LEON model.
- Synthesized netlist operated at max speed of 20Mhz.
- Finally Simulate the LEON processor with AES block and observe the waveform.

wave – default

<u>File Edit View Insert Format Tools Window</u>

The first Franchister (Franchister)										
😅 🖬 🎒 👗 🖻 🛍 🛤 📐 🎘 Ҽ 🛨 🔪 🖻	ା ବ୍ ବ୍ ବ୍		🚿 3 +							
📕p0/leon0/mcore0/aes0/aes1/rst	1									\square
p0/leon0/mcore0/aes0/aes1/clk	0			ոուդոու	րուր	ஸ்டி				
0/mcore0/aes0/aes1/ahb_hgrant	0									
n0/mcore0/aes0/aes1/anb_nready	0									
	00000000		<u>, , , , , , , , , , , , , , , , , , , </u>	<u>x x x x x x</u>	X X	<u> </u>	X X	X X X	<u> </u>	
📕/mcore0/aes0/aes1/ahb_hbusreq	0									
📕n0/mcore0/aes0/aes1/ahb_hlock	0									
□-□0/mcore0/aes0/aes1/ahb_htrans	0	0		<u>}2</u>				<u>\3</u>		
□n0/mcore0/aes0/aes1/ahb_haddr 0/mcore0/aes0/aes1/ahb_hwrite	00000000	00000000		4000000				X		X
no/mcore0/aes0/aes1/anb_nwrite no/mcore0/aes0/aes1/ahb_hsize	2	2								
	5	5								
<u></u> n0/mcore0/aes0/aes1/ahb_hprot	ō	0								
⊞- <u>≓</u> 0/mcore0/aes0/aes1/ahb_hwdata	00000000	00000000								
on0/mcore0/aes0/aes1/apb_psel	1]						
/mcore0/aes0/aes1/apb_penable	1						L			
□n0/mcore0/aes0/aes1/apb_paddr 0/mcore0/aes0/aes1/apb_pwrite	00000300	<u>00000310 X</u>	<u> (00000</u>	300						
0/mcore0/aes0/aes1/apb_pwdata	00000001	00000000 (-yy	100000000			- YO	0000000		
□0/mcore0/aes0/aes1/apb_prdata	00000000	00000000		,						
📕p0/leon0/mcore0/aes0/aes1/irq	0									
□- <mark>□</mark> b/p0/leon0/mcore0/aes0/aes1/r	800000							X _X	X X	
— <mark>, aesenreq</mark> —, aesen	0									
	ŏ									
—busown	0									
– .busgrant	0									
– <mark>, d</mark> matransfreq –, memwr	0									
⊕- <mark>,</mark> memoryadr	00000000	00000000		(40000000				χ		
⊕- <mark>,</mark> .ntoprocess	00	00		(22				<u>(</u> 21	<u>(20)(1 F</u>	<u>(1 E</u>
⊡ data_in ⊡ key_in	000000000	00000000							<u>X</u> y	
B-	A	A							<u>^</u> 1	2
– <mark>≓</mark> .wr_n	0									
⊢ <mark>≓</mark> .irgen	0									
⊣ <mark>⊢</mark> .irq ⊕-⊤ .rdstartaddr	00000000	00000000								
.wrstartaddr	00000111	00000111								
Lready	1									
□- <u>-</u> p0/leon0/mcore0/aes0/aes1/tmp □- <u>-</u> .aesenreg							<u>الم</u>	<u>_</u> \		
– aesen	ŏ									
— <mark>,</mark> busact	0									
- <u> </u>	0									
Now	591575 ns		210500	211	lırı Lus		211500		212	us
Cursor 1	210605 ns		21060							
210039 ns to 212127 ns										

-		way	ve – default				· · 🗆
<u>F</u> ile <u>E</u> dit <u>V</u> iew <u>I</u> nsert F <u>o</u> rmat <u>T</u> ools <u>M</u>	Vindow						
😅 🖬 😂 👗 🖻 🛍 🛤 📐 🔉 🕒 🗉 🔪 😡			 ↓ ⊋ X ⊃⊾				
⊕rdstartaddr	00000000	0000000					
📴 🧾 .wrstartaddr	00000111	00000111	سمي وي الم				
∟ <mark>_</mark> .ready	0						
□- <u>□</u> p0/leon0/mcore0/aes0/aes1/tmp aesenreq	ξ1 1 1 1 1 1						
– .aesen							
– .busact	1						
- <mark>-</mark> .busown	1						
- <u> </u> .busgrant dmatuapafinas							
— <mark>—</mark> .dmatransfreq — ,⊤ .memwr	6						
⊕- <mark>,</mark> memoryadr	40000088		<u> </u> [4000 <mark>008</mark> 8				
⊕- <mark>,</mark> .ntoprocess	000000		1000000				
data_in	A1480000		XA1480000				الكركم
b .key_in b .aesaddr	000000FF	F 10 1	0000FF				
⊢ <mark>_</mark> .wr_n	lo I						
🗕 🗖 .irqen	0						
irq	0						
॑ <mark>॑॑ॖ॑</mark> .rdstartaddr ॑ ॒॑ .wrstartaddr	000000000	00000000					
	0		المحديدين والمحالة				
🗾 📜n0/mcore0/aes0/aes1/dataready	1		وکار				
🗾leon0/mcore0/aes0/aes1/finish	0		<u>i </u>				
⊡-☐leon0/mcore0/aes0/aes1/key_in	000000FF		000000FF				
⊡- <u>⊐</u> eon0/mcore0/aes0/aes1/data_in	0000FF00						
	XXXXXXXX					<u>(4BC</u>	008601
<u>■−</u> <u>−</u>	08	فسنسخص منصدا					
leon0/mcore0/aes0/aes1/haddr	2	20000000	<u>12</u>				
leon0/mcore0/aes0/aes1/hwrite	6						
	00000000	0000000					
	1						
⊞-90/aes0/aes1/aes2/inst_data_in	0000ff00		0000ff00				
œ-9e0/aes0/aes1/aes2/inst_key_in	000000ff		000000 <mark>FF</mark>				
eon0/mcore0/aes0/aes1/aes2/Go	1		کر کے ایک ا				
e0/aes0/aes1/aes2/inst_rst_n1	1						
ore0/aes0/aes1/aes2/inst_cs_nre0/aes0/aes1/aes2/inst_cs_n1							
aes0/aes1/aes2/inst_cs_mi							
aes0/aes1/aes2/inst_test_mode1	lõ –		سر کار ک ار				
B=2n0/mcore0/aes0/aes1/aes2/key1	0000000000			X XOOFF	00000000000000000000000000000000000000	00000000ff	
mcore0/aes0/aes1/aes2/text_in	*****		كندي ويتعال				
on0/mcore0/aes0/aes1/aes2/kld	0		<u>المحکاک کم</u>				
n0/mcore0/aes0/aes1/aes2/done	0		کھی کے بعدی				
Now	591575 ns			215500			
	215127 ns	215	5 us 215127 ns	215500	216 us	216	6500
				<u> </u>			
214629 ns to 216717 ns	11-41-	n		-			

214629 ns to 216717 ns

References

- Rishi's Thesis : <u>http://vlsi1.engr.utk.edu/ece/rishi-thesis.pdf</u>
- AMBA documentation : <u>http://www.gaisler.com/doc/amba.pdf</u>
- LEON-2 processor User's Manual : <u>http://www.gaisler.com</u>
- Artisan Components, Inc. "Generator User Manual"

Special Thanks to Wei Jiang for his help !



Thank You!