

SYNOPSYS® Products & Solutions

[home](#) | [search](#) | [site map](#) | [contact us](#) | [feedback](#) | [help](#)

[PRODUCTS & SOLUTIONS](#) [CORPORATE](#) [NEWSROOM](#) [EDUCATION & SUPPORT](#) [PARTNERS](#) [PROFESSIONAL SERVICES](#)

IP Directory

- Report contains 160 components
- Report is restricted to the following model technologies: Implementation IP

<u>IP Type</u>	<u>Component</u>	<u>Vendor Description</u>
Implementation	DW01_absval	Synopsys Absolute Value
Implementation	DW01_add	Synopsys Adder
Implementation	DW01_addsub	Synopsys Adder-Subtractor
Implementation	DW01_ash	Synopsys Arithmetic Shifter
Implementation	DW01_binenc	Synopsys Binary Encoder
Implementation	DW01_bsh	Synopsys Barrel Shifter
Implementation	DW01_cmp2	Synopsys 2-Function Comparator
Implementation	DW01_cmp6	Synopsys 6-Function Comparator
Implementation	DW01_csa	Synopsys Carry Save Adder
Implementation	DW01_dec	Synopsys Decrementer
Implementation	DW01_decode	Synopsys Decoder
Implementation	DW01_inc	Synopsys Incrementer
Implementation	DW01_incdec	Synopsys Incrementer-Decrementer
Implementation	DW01_mux_any	Synopsys Universal Multiplexer
Implementation	DW01_prienc	Synopsys Priority Encoder
Implementation	DW01_satrnd	Synopsys Arithmetic Saturation and Rounding Logic
Implementation	DW01_sub	Synopsys Subtractor
Implementation	DW02_cos	Synopsys Combinational Cosine
Implementation	DW02_mac	Synopsys Multiplier-Accumulator
Implementation	DW02_mult	Synopsys Multiplier
Implementation	DW02_mult_2_stage	Synopsys Two-Stage Pipelined Multiplier
Implementation	DW02_mult_3_stage	Synopsys Three-Stage Pipelined Multiplier
Implementation	DW02_mult_4_stage	Synopsys Four-Stage Pipelined Multiplier
Implementation	DW02_mult_5_stage	Synopsys Five-Stage Pipelined

Implementation	<u>DW02_mult_6_stage</u>	Synopsys Multiplier Six-Stage Pipelined Multiplier
Implementation	<u>DW02_multp</u>	Synopsys Partial Product Multiplier
Implementation	<u>DW02_prod_sum</u>	Synopsys Generalized Sum of Products
Implementation	<u>DW02_prod_sum1</u>	Synopsys Multiplier-Adder
Implementation	<u>DW02_sin</u>	Synopsys Combinational Sine
Implementation	<u>DW02_sincos</u>	Synopsys Combinational Sine - Cosine
Implementation	<u>DW02_sum</u>	Synopsys Vector Adder
Implementation	<u>DW02_tree</u>	Synopsys Wallace Tree Compressor
Implementation	<u>DW03_bictr_dcnto</u>	Synopsys Up/Down Binary Counter with Dynamic Count-to Flag
Implementation	<u>DW03_bictr_decode</u>	Synopsys Up/Down Binary Counter with Output Decode
Implementation	<u>DW03_bictr_scnto</u>	Synopsys Up/Down Binary Counter with Static Count-to Flag
Implementation	<u>DW03_lfsr_dcnto</u>	Synopsys LFSR Counter with Dynamic Count-to Flag
Implementation	<u>DW03_lfsr_load</u>	Synopsys LFSR Counter with Loadable Input
Implementation	<u>DW03_lfsr_scnto</u>	Synopsys LFSR Counter with Static Count-to Flag
Implementation	<u>DW03_lfsr_updn</u>	Synopsys LFSR Up/Down Counter
Implementation	<u>DW03_pipe_reg</u>	Synopsys Pipeline Register
Implementation	<u>DW03_reg_s_pl</u>	Synopsys Register with Synchronous Enable Reset
Implementation	<u>DW03_shftreg</u>	Synopsys Shift Register
Implementation	<u>DW03_updn_ctr</u>	Synopsys Up/Down Counter
Implementation	<u>DW04_par_gen</u>	Synopsys Parity Generator and Checker
Implementation	<u>DW04_shad_reg</u>	Synopsys Shadow and Multibit Register
Implementation	<u>DW04_sync</u>	Synopsys Variable Input Synchronizer
Implementation	<u>DW8051</u>	Synopsys 8-bit Micro Controller
Implementation	<u>DW_16550</u>	Synopsys Universal Asynchronous Receiver/Transmitter

Implementation	<u>DW_8b10b_dec</u>	Synopsys 8b/10b Decoder
Implementation	<u>DW_8b10b_enc</u>	Synopsys 8b/10b Encoder
Implementation	<u>DW_8b10b_unbal</u>	Synopsys 8b/10b Coding Balance Predictor
Implementation	<u>DW_add_fp</u>	Synopsys Floating Point Adder (Module Compiler Only)
Implementation	<u>DW_addsub_dx</u>	Synopsys Duplex Adder-Subtractor with Saturation and Rounding
Implementation	<u>DW_ahb</u>	Synopsys ARM AMBA 2.0 AHB Bus IP
Implementation	<u>DW_ahb_icm</u>	Synopsys ARM AMBA 2.0 Multilayer Interconnection Matrix
Implementation	<u>DW_amba_ictl</u>	Synopsys ARM AMBA 2.0 Interrupt Controller
Implementation	<u>DW_apb</u>	Synopsys ARM AMBA 2.0 APB Bus IP and AHB/APB Bridge
Implementation	<u>DW_apb_gpio</u>	Synopsys ARM AMBA 2.0 APB GPIO
Implementation	<u>DW_apb_rap</u>	Synopsys ARM AMBA 2.0 APB Remap & Pause
Implementation	<u>DW_apb_rtc</u>	Synopsys ARM AMBA 2.0 Real Time Clock
Implementation	<u>DW_apb_ssi</u>	Synopsys ARM AMBA 2.0 Synchronous Serial Interface; Supporting Motorola SPI, TI SSP & National Microwire
Implementation	<u>DW_apb_timers</u>	Synopsys ARM AMBA 2.0 APB Timer
Implementation	<u>DW_apb_uart</u>	Synopsys ARM AMBA 2.0 APB UART
Implementation	<u>DW_arbiter_2t</u>	Synopsys Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme
Implementation	<u>DW_arbiter_dp</u>	Synopsys Arbiter with Priority Scheme
Implementation	<u>DW_arbiter_fcfs</u>	Synopsys Arbiter with First-Come-First-Served Priority Scheme
Implementation	<u>DW_arbiter_sp</u>	Synopsys Arbiter with Static Priority Scheme
Implementation	<u>DW_asymfifo_s1_df</u>	Synopsys Asymmetric I/O

			Synchronous (Single Clock) FIFO with Dynamic Flags
Implementation	<u>DW_asymfifo_s1_sf</u>	Synopsys	Asymmetric I/O Synchronous (Single Clock) FIFO with Static Flags
Implementation	<u>DW_asymfifo_s2_sf</u>	Synopsys	Asymmetric Synchronous (Dual Clock) FIFO with Static Flags
Implementation	<u>DW_asymfifoctl_s1_df</u>	Synopsys	Asymmetric I/O Synchronous (Single Clock) FIFO Controller with Dynamic Flags
Implementation	<u>DW_asymfifoctl_s1_sf</u>	Synopsys	Asymmetric I/O Synchronous (Single Clock) FIFO Controller with Static Flags
Implementation	<u>DW_asymfifoctl_s2_sf</u>	Synopsys	Asymmetric Synchronous (Dual Clock)FIFO Controller with Static Flags
Implementation	<u>DW_bc_1</u>	Synopsys	Boundary Scan Cell Type BC_1
Implementation	<u>DW_bc_2</u>	Synopsys	Boundary Scan Cell Type BC_2
Implementation	<u>DW_bc_3</u>	Synopsys	Boundary Scan Cell Type BC_3
Implementation	<u>DW_bc_4</u>	Synopsys	Boundary Scan Cell Type BC_4
Implementation	<u>DW_bc_5</u>	Synopsys	Boundary Scan Cell Type BC_5
Implementation	<u>DW_bc_7</u>	Synopsys	Boundary Scan Cell Type BC_7
Implementation	<u>DW_bin2gray</u>	Synopsys	Binary to Gray Converter
Implementation	<u>DW_C166S</u>	Synopsys	16-bit Microcontroller from Infineon
Implementation	<u>DW_cmp_dx</u>	Synopsys	Duplex Comparator
Implementation	<u>DW_cmp_fp</u>	Synopsys	Floating Point Comparator (Module Compiler Only)
Implementation	<u>DW_cntr_gray</u>	Synopsys	Gray Counter
Implementation	<u>DW_crc_p</u>	Synopsys	Universal Parallel (Combinational) CRC

Implementation	<u>DW_crc_s</u>	Synopsys Universal Synchronous (Clocked) CRC Generator/Checker
Implementation	<u>DW_debugger</u>	Synopsys On-Chip ASCII Debugger
Implementation	<u>DW_div</u>	Synopsys Combinational Divider/Remainder/Modulus
Implementation	<u>DW_div_fp</u>	Synopsys Floating Point Divider (Module Compiler Only)
Implementation	<u>DW_div_pipe</u>	Synopsys Stallable pipelined Divider
Implementation	<u>DW_div_seq</u>	Synopsys Sequential Divider
Implementation	<u>DW_dpll_sd</u>	Synopsys Digital Phase Locked Loop with static divisor
Implementation	<u>DW_ecc</u>	Synopsys Error Checking and Correction
Implementation	<u>DW_fifo_s1_df</u>	Synopsys Synchronous (Single Clock) FIFO with Dynamic Flags
Implementation	<u>DW_fifo_s1_sf</u>	Synopsys Synchronous (Single Clock) FIFO with Static Flags
Implementation	<u>DW_fifo_s2_sf</u>	Synopsys Synchronous (Dual Clock) FIFO with Static Flags
Implementation	<u>DW_fifocntl_s1_df</u>	Synopsys Synchronous (Single Clock) FIFO Controller with Dynamic Flags
Implementation	<u>DW_fifocntl_s1_sf</u>	Synopsys Synchronous (Single Clock) FIFO Controller with Static Flags
Implementation	<u>DW_fifocntl_s2_sf</u>	Synopsys Synchronous (Dual Clock) FIFO Controller with Static Flags
Implementation	<u>DWflt2i_fp</u>	Synopsys Floating Point to Integer Converter (Module Compiler Only)
Implementation	<u>DW_gray2bin</u>	Synopsys Gray to Binary Converter
Implementation	<u>DW_i2flt_fp</u>	Synopsys Integer to Floating Point Converter (Module Compiler Only)
Implementation	<u>DW_inc_gray</u>	Synopsys Gray Incrementer
Implementation	<u>DW_llifocntl_s1_df</u>	Synopsys Synchronous Linked-List

		FIFO Controller with Dynamic Flags
Implementation	<u>DW_memctl</u>	Synopsys Memory Controller Core
Implementation	<u>DW_minmax</u>	Synopsys Minimum/Maximum Value
Implementation	<u>DW_MIPS4KE</u>	Synopsys MIPS32 4KE Processor Core
Implementation	<u>DW_mult_dx</u>	Synopsys Duplex Multiplier
Implementation	<u>DW_mult_fp</u>	Synopsys Floating Point Multiplier (Module Compiler Only)
Implementation	<u>DW_mult_pipe</u>	Synopsys Stallable pipelined Multiplier
Implementation	<u>DW_mult_seq</u>	Synopsys Sequential Multiplier
Implementation	<u>DW_prod_sum_pipe</u>	Synopsys Stallable pipelined Generalized Sum of Products
Implementation	<u>DW_ram_2r_w_a_dff</u>	Synopsys Asynchronous Three-Port RAM (Flip-Flop Based)
Implementation	<u>DW_ram_2r_w_a_lat</u>	Synopsys Asynchronous Three-Port RAM (Latch-Based)
Implementation	<u>DW_ram_2r_w_s_dff</u>	Synopsys Synchronous Write-Port, Asynchronous Dual Read- Port RAM (Flip-Flop Based)
Implementation	<u>DW_ram_2r_w_s_lat</u>	Synopsys Synchronous Write-Port, Asynchronous Dual Read- Port RAM (Latch-Based)
Implementation	<u>DW_ram_r_w_a_dff</u>	Synopsys Asynchronous Dual-Port RAM (Flip-Flop Based)
Implementation	<u>DW_ram_r_w_a_lat</u>	Synopsys Asynchronous Dual-Port RAM (Latch-Based)
Implementation	<u>DW_ram_r_w_s_dff</u>	Synopsys Synchronous Write-Port, Asynchronous Read-Port RAM (Flip-Flop Based)
Implementation	<u>DW_ram_r_w_s_lat</u>	Synopsys Synchronous Write-Port, Asynchronous Read-Port RAM (Latch-Based)
Implementation	<u>DW_ram_rw_a_dff</u>	Synopsys Asynchronous Single-Port RAM (Flip-Flop Based)
Implementation	<u>DW_ram_rw_a_lat</u>	Synopsys Asynchronous Single-Port RAM (Latch-Based)

Implementation	<u>DW_ram_rw_s_dff</u>	Synopsys Synchronous Single-Port, Read/Write RAM (Flip-Flop Based)
Implementation	<u>DW_ram_rw_s_lat</u>	Synopsys Synchronous Single-Port, Read/Write RAM (Latch-Based)
Implementation	<u>DW_rambist</u>	Synopsys Embedded Memory BIST Controller Core
Implementation	<u>DW_shifter</u>	Synopsys Combined Arithmetic and Barrel Shifter
Implementation	<u>DW_sqrt</u>	Synopsys Combinational Square Root
Implementation	<u>DW_sqrt_pipe</u>	Synopsys Stallable pipelined Square Root
Implementation	<u>DW_sqrt_seq</u>	Synopsys Sequential SquareRoot
Implementation	<u>DW_square</u>	Synopsys Integer Square
Implementation	<u>DW_squarep</u>	Synopsys Partial Product Integer Squarer
Implementation	<u>DW_stack</u>	Synopsys Synchronous (Single Clock) Stack
Implementation	<u>DW_stackctl</u>	Synopsys Synchronous (Single Clock) Stack Controller
Implementation	<u>DW_tap</u>	Synopsys TAP Controller
Implementation	<u>DW_tap_uc</u>	Synopsys TAP Controller with USERCODE support
Implementation	<u>DW_TriCore1</u>	Synopsys TriCore1 32-Bit Processor Core from Infineon
Implementation	<u>DW_usbd</u>	Synopsys SMSC USB 2.0 PHY
Implementation	<u>dwcore_1394_avlink</u>	Synopsys IEEE 1394 AVLink
Implementation	<u>dwcore_1394_cphy</u>	Synopsys IEEE 1394 Cable PHY
Implementation	<u>dwcore_1394_device</u>	Synopsys IEEE 1394 Device Link Controller
Implementation	<u>dwcore_1394_ohci</u>	Synopsys IEEE 1394 OHCI Link
Implementation	<u>dwcore_blueiq</u>	Synopsys Bluetooth Baseband and Link Manager
Implementation	<u>dwcore_blueiq_devkit</u>	Synopsys Bluetooth Development Kit
Implementation	<u>dwcore_gmac</u>	Synopsys 10/100-Mbps and 1-Gbps Operation
Implementation	<u>dwcore_gmac_subsys</u>	Synopsys Gigabit Ethernet MAC (GMAC) Subsystem

Implementation	dwcore_jpeg2_codec	Synopsys JPEG2000 CODEC
Implementation	dwcore_jpeg2_encod	Synopsys JPEG2000 Encoder
Implementation	dwcore_jpeg_codec	Synopsys JPEG, CODEC
Implementation	dwcore_jvxtreme	Synopsys Java™ Acceleration
Implementation	dwcore_mac	Synopsys 10/100 Mbps Operation
Implementation	dwcore_mac_subsys	Synopsys Ethernet MAC Subsystem
Implementation	dwcore_pci	Synopsys 32/64 bit 33/66 MHz PCI Core
Implementation	dwcore_pcix	Synopsys 32/64 bit 133 MHz PCIX Core
Implementation	dwcore_usb1_device	Synopsys USB 1.1. Device Controller
Implementation	dwcore_usb1_host	Synopsys USB 1.1 OHCI Host Controller
Implementation	dwcore_usb1_hub	Synopsys USB 1.1. Hub Controller
Implementation	dwcore_usb2_device	Synopsys USB 2.0 Device Controller
Implementation	dwcore_usb2_host	Synopsys USB 2.0 Host Controller (UHOST2)
Implementation	dwcore_usb2_otg	Synopsys USB 2.0 Full Speed On-The-Go Controller Subsystem
Implementation	dwcore_usb2_phy	Synopsys USB 2.0 PHY

[| Home](#) | [| Search](#) | [| Site Map](#) | [| Contact Us](#) | [| Feedback](#) | [| Help](#) |
[| Products & Solutions](#) | [| Corporate](#) | [| Newsroom](#) | [| Education & Support](#) |
[| Partners](#) | [| Professional Services](#) |

Trademarks/Copyright ©2003 Synopsys, Inc. All Rights Reserved. - [Privacy Policy](#) - Modified: Jan 27, 2003