

























- Industry fact: 2:1 ratio between design/verification engineers
- Start out as a verification engineer better understanding
- Complex testbench environr
- File management
- Statefull (state machine based) testing
- Hours/days to run at a time
- * Key to the success of a product

FCF- 551 / Fall 2004







- + The more structural you write the higher the chances
- for/while replicates hardware use carefully!! (OK for testbenching)

- In/out of a chip (IO pads)
 through gates

- So... always look at the synthesis result for improvement (critical path usually the place to start)

- + Spend a lot of time on your design it will pay off !!

ECE- 551 / Fall 2004

- * Engineering is about making tradeoffs

 - You will need to know what are the tradeoffs you can apply to provide a robust design which offers value to the
 - user /customer Make sure you test your design as much as possible a design
- * The hardware is great, but the software tools need
- If you're interested in hardware design of SF take ECE-692 (Spring 2005)

