

Seminar University of Tennessee , Knoxville March 2002

Dr. Srinivas Katkoori Assistant Professor Department of Computer Science & Engineering University of South Florida <u>katkoori@csee.usf.edu</u>/~katkoori



































Design Name	Ops	PIs	POs	Edges	Scheds
IIR Filter	5*, 4+	10	1	8	13
FIR Filter	5*, 4+	10	1	8	17
Lattice Filter	5*, 8+	8	3	10	8
FFT4pt	2*, 4+, 4-	6	4	6	25
Elliptic Wave Filter	7*, 26+	9	7	27	5
CMOS Layo (Logic and I • Layouts are for 0.35um a	outs generated us ayout Synthesis validated by HS and 0.18um tech	sing Lag) PICE si nology 1	gerIV Si mulatio 10des	licon Com n	piler

Design Name	Operations	PIs	POs	Edges
LMS Filter	9*, 8+	9	4	13
AR Filter	8*, 6-	8	2	12
Acyclic Convolution	6*, 2+, 2-	5	1	9
MA Filter	5*, 4-, 3+	7	1	11
Exponential	6*, 4+	4	1	9
Validated at the F	6*, 4+	4 Simulat	1 tion (CA	9 DENCE













1 V		anag	<u>, c i 0</u>	wer.	m Da	ια-μα	una			
- v					5 Vectors			9 Vectors		
Hsp	FASL	err%	Hsp	FASL	err%	Hsp	FASL	err%		
3.39 26.12 14.03	3.37 26.33 13.80	0.47 0.80 1.68	15.60 26.65 14.23	15.57 26.99 13.72	0.16 1.27 3.56	27.86 26.74 14.08	27.82 27.08 13.64	0.15 1.28 3.13		
1 Vector			5 Vectors			9 Vectors				
HSP FASL			HSF	ו י	ASL	HSP		ASL		
21	nr47min	1.5s	10hr4	2min	1.8s	12hr2	5min	2.3s		
21	nr34min	1.5s	12hr3	6min	1.6s	15hr3	9min	1.8s		
	36min	1.4s	3hr1	1min	1.5s	7hr3	9min	1.7s		
	3.39 26.12 14.03 11atio	3.39 3.37 26.12 26.33 14.03 13.80 11ation T 1 Vect HSP 2hr47min 2hr34min 36min	3.39 3.37 0.47 26.12 26.33 0.80 14.03 13.80 1.68 alation Times 1 Vector HSP FASL 2hr47min 2hr47min 1.5s 36min	3.39 3.37 0.47 15.60 26.12 26.33 0.80 26.65 14.03 13.80 1.68 14.23 1lation Times 1 Vector 5 HSP FASL HSI 2hr47min 1.5s 10hr4 2hr47min 1.5s 12hr3 36min 1.4s 3hr1	3.39 3.37 0.47 15.60 15.57 26.12 26.33 0.80 26.65 26.99 14.03 13.80 1.68 14.23 13.72 alation Times Ilector Times 1 Vector 5 Vector HSP FASL HSP 2hr47min 1.5s 10hr42min 2hr34min 1.5s 12hr36min 36min 1.4s 3hr11min	3.39 3.37 0.47 15.60 15.57 0.16 26.12 26.33 0.80 26.65 26.99 1.27 14.03 13.80 1.68 14.23 13.72 3.56 Ilation Times I Vector 5 Vectors HSP FASL HSP FASL 2hr47min 1.55 10hr42min 1.68 2hr34min 1.55 12hr36min 1.65 36min 1.43 3hr11min 1.55	3.39 3.37 0.47 15.60 15.57 0.16 27.86 56.12 26.33 0.80 26.65 26.99 1.27 26.74 14.03 13.80 1.68 14.23 13.72 3.56 14.08 Ilation Times I Vector 5 Vectors 9 M PASP FASL HSP FASL HS 2hr34min 1.55 10hr42min 1.8s 12hr22 2hr34min 1.55 12hr36min 1.6s 15hr33 36min 1.4s 3hr11min 1.55 7hr34min	3.39 3.37 0.47 15.60 15.57 0.16 27.82 26.12 26.33 0.80 26.65 26.99 1.27 26.74 27.08 14.03 13.80 1.68 14.23 13.72 3.56 14.08 13.64 ilation Times I vector 5 Vectors 9 Vector HSP FASL HSP FASL HSP F 2hr47min 1.55 10hr42min 1.8s 12hr25min 1 2hr34min 1.55 12hr36min 1.65 15hr39min 1 36min 1.4s 3hr11min 1.5s 7hr39min		















































- For each possible mapping of an operation to a specific time step, a force is introduced which factors in the effect of that mapping on mapping its input/output edges to a register (reg_cost)
- For each possible operation/register mapping to a time step, there is a possible multiplexer introduced (mux_cost)

OSP

March 2002, UTenn Talk, Dr. Katkoori

53



Register Allocation Table Snapshot										
 IIR Filter PIs : a1, y1, a2, y2, b0, x0, b1, x1, b2, x2 										
 Registers : r0 - r9 Idle periods 										
Time /Inst	r0	r1	r2	r3	r4	r5	r6	r7	r8	r9
т0	a1	y1	a2	y2	b0	×0	b1	x1	b2	X2
T1			i3	i4	i2					
T2	i1		i5	i7						
Т3	i6				18					
T4		yout								
March 2002, UTenn Talk, Dr. Katkoori								55		



]	Experimental Results - II											
	 Design Examples : FIR/IIR/FFT4pt filters Schedules : SAM and LSAM Simulations : HSPICE 											
	Design	Operations	PIs	POs]							
	IIR	5 Mult, 4 Add	10	1	1							
	FIR	5 Mult, 4 Add	10	1	1							
	FFT4pt	2 Mult, 2 Add, 4 Sub	4	4	1							
Z	March 2002, UTenn Talk, Dr. Katkoori											























