Quick Guide

ModelSim 6.5

Key Commands

add memory opens the specified memory in the MDI frame of the Main window add testbrowser adds .ucdb files to the Test Management Browser add watch adds signals or variables to the Watch window add wave adds VHDL signals and variables, and Verilog nets and registers to the Wave window alias creates a new Tcl procedure that evaluates the specified commands change modifies the value of a VHDL variable or Verilog register variable checkpoint saves the state of your simulation compare add compares signals in a reference design against signals in a test design configure

invokes the List or Wave widget configure command for the current default List or Wave window

COVERAGE -----

coverage attribute displays attributes in the currently loaded database coverage clear clears all coverage data obtained during previous run commands coverage diff reports the coverage differences between two test runs coverage file sets the name of the coverage data file to be automatically saved at the end of simulation coverage goal Sets the value of UCDB-wide goals coverage ranktes ranks coverage data according to user-specified tests coverage repor produces a textual output of the coverage statistics that have been gathered up to this point coverage summaryinfo prints coverage numbers of the specified coverage types without loading the entire database coverage tag adds or removes tags from specified objects coverage testnames displays test names in the current UCDB file loaded

removes objects from either the List or Wave window

do

find

executes commands contained in a macro file drivers displays in the Main window the current value and scheduled future values for all the drivers of a specified VHDL signal or Verilog net dumplog64 dumps the contents of the *vsim.wlf* file in a readable format echo displays a specified message in the Main window edit invokes the editor specified by the EDITOR environment variable environment displays or changes the current dataset and region environment examine examines one or more objects, and displays current values (or the values at a specified previous time) in the Main window

displays the full pathnames of all objects in the design whose names match the name specification you provide force

www.support.model.com

SUPPORT

applies stimulus to VHDL signals and Verilog nets lists the commands executed during the current session next continues a search; see the search command noforce removes the effect of any active force commands on the selected object notepad opens a simple text editor printenv echoes to the Main window the current names and values of all environment variables profile on enables runtime profiling of where your simulation is spending its time and where memory is allocated property list changes one or more properties of the specified signal, net, or register in the List Window property wave changes one or more properties of the specified signal, net, or register in the Wave Window pwd displays the current directory path in the Main window qverilog compiles, optimizes, and simulates a Verilog or SystemVerilog design in one step radix specifies the default radix to be used report displays the value of all simulator control variables, or the value of any simulator state variables relevant to the current simulation restart reloads the design elements and resets the simulation time to zero restore restores the state of a simulation that was saved with a checkpoint command during the current invocation of vsim resume resumes execution of a macro file after a pause command or a breakpoint right searches right (next) for signal transitions or values in the specified Wave window run advances the simulation by the specified number of timesteps sccon compiles SystemC design units sdfcorr compiles SDF files search searches the specified window for one or more objects matching the specified pattern(s) seetime scrolls the List or Wave window to make the specified time visible ucdb2html converts a .ucdb file into HTML vcd dumpport creates a VCD file that captures port driver data vcd2wlf translates VCD files into WLF files vcom compiles VHDL design units vcover attribute displays attributes in the currently loaded database vcover mero merges multiple code coverage data files offline vcover rankte ranks the specified input files according to their contribution to cumulative coverage vcover repor reports on multiple code coverage data files offline vcover stats produces summary statistics from multiple coverage data files vcover testnames displays test names in the current UCDB file loaded vde

ModelSim 6.5

Quick Guide

deletes a design unit from a specified library lists the contents of a design library verror prints a detailed description of a message number vaencor writes a Verilog module's equivalent VHDL component declaration to standard output viev opens a QuestaSim window and brings it to the front of the display vlib creates a design library vloc compiles Verilog design units and SystemVerilog extensions vmake creates a makefile that can be used to reconstruct the specified library vmar defines a mapping between a logical library name and a directory von produces an optimized version of your design vsim loads a new design into the simulator wher instructs QuestaSim to perform actions when the specified conditions are met where displays information about the system environment wlf translates a QuestaSim WLF file to a QuickSim II logfile wlf2vcc translates a QuestaSim WLF file to a VCD file wlfman outputs information about or a new WLF file from an existing WLF file xml2ucdt

creates an HTML report of code coverage from a .ucdb file

RED text = ModelSim SE only.

www.mentor.com/training_and_services

TRAINING

Key Command Arguments

Use <command> -help for a full list.

QVERILOG

The qverilog command compiles, optimizes, and simulates Verilog and SystemVerilog designs in a single step.

1. automatic work library creation

- 2. support for all standard vlog arguments
- 3. support for C/C++ files via the SystemVerilog DPI
- 4. implicit "run -all; quit" unless using -i, -gui, -do (see -R below)
- 5. vopt performance invoked (see the vopt section of this guide)

Key arguments to qverilog

<filename> Verilog source code file to compile, one is required

[-R <sim_options>] vsim command options applied to simulation

SCCOM

-link	Links source code, required
[CPP option]	C++ compiler option
[-g]	Compile with debugging info
-VV	Echo subprocess invocations on stdout
[-scv]	Includes SystemC verification library
<filename(s)></filename(s)>	SystemC files to be compiled

VCOM

-2008 -2002 -93 -8	7] Choose VHDL 2008, 2002,1993, or 1987
-check_synthesis]	Turn on synthesis checker
-debugVA]	Print VITAL opt status
-explicit]	Resolve ambiguous overloads
-help]	Display vcom syntax help
-f <filename>]</filename>	Pass in arguments from file
-norangecheck]	Disable run time range checks
-nodebug]	Hide internal variables & structure
-novitalcheck]	Disable VITAL95 checking
-nowarn <#>]	Disable individual warning msg
-quiet]	Disable loading messages
-refresh]	Regenerate library image
-version]	Returns vcom version
-work <libname>]</libname>	Specify work library
<filename(s)></filename(s)>	VHDL file(s) to be compiled

VLOG

[-vlog95compat] [-compat] [-f <filename>] [-hazards] [-help] [-nodebug] [-quiet] [-R <simargs>] [-refresh] [-sv] [-version] [-v <library_file>] [-work <libname>] <filename(s)> Disable Verilog 2001 keywords Disable event order optimizations Pass in arguments from file Enable run-time hazard checking Display vlog syntax help Hide internal variables & structure Disable loading messages Invoke VSIM after compile Regenerate lib to current version Enables SystemVerilog keywords Returns vlog version Specify Verilog source library Specify work library Verilog file(s) to be compiled www.model.com/products

PRODUCTS

VOPT

Design optimization options

1. Optimized designs simulate faster, while non-optimized designs provide object visibility for debugging.

2. Use +acc with vopt or vsim -voptargs with +acc for selective design object visibility during debugging.

3. Read "Optimizing Designs with vopt" in the User's Manual for additional information.

Key arguments to vopt

- -o <name> Optimized design name <design> Top-level design unit [+acc=[<spec>]+[<module>]] Enable design object visibility +cover=bcefsx Specifies coverage type(s) -nocover Disable coverage on all source files -g Assigns a value to generics and parameters with no value
- -g Assigns a value to generics and parameters with no value -G Forces value assignment for generics and parameters

design visibility

Run vopt if not automatically invoked

Arguments passed to vopt, use +acc args for

Key arguments to vsim

[-vopt] [-voptargs="<args>"]

VSIM

[-c] Rur	in cmd line mode
[-coverage] Invo	ke Code Coverage
[-do "cmd" <file>]</file>	Run cmd or file at startup
[-elab]	Create elaboration file
[-f <filename>]</filename>	Pass in args from file
[-g G <name=value>]</name=value>	Set VHDL Generic values
[-hazards]	Enable hazard checking
[-help]	Display vsim syntax help
[-l <logfile>]</logfile>	Save transcript to log file
[-load_elab]	Simulate an elaboration file
[+notimingchecks]	Disable timing checks
[-quiet]	Disable loading messages
[-restore <filename>]</filename>	Restore a simulation
[-sdf{min typ max} <re< td=""><td>egion>=<sdffile>] Apply SDF timing data e.g.,</sdffile></td></re<>	egion>= <sdffile>] Apply SDF timing data e.g.,</sdffile>
	sdfmin /top=MySDF.txt
[-sdfnowarn]	Disable SDF warnings
[-t [<mult>]<unit>]</unit></mult>	Time resolution
-vcdstim [<instance></instance>	=] <filename>] Stimulate the top-level design or</filename>
	instances from an Extended VCD file
[-version]	Returns vsim version
[-vopt]	Run vopt automatically
[-voptargs=" <args>"]</args>	Arguments to pass to vopt
[-view <filename>]</filename>	Log file for VSIM to view
[-wlf <filename>]</filename>	Log file to create
<pre>[<libname>.<design_< pre=""></design_<></libname></pre>	unit> Configuration, Module, Entity/Arch, or
	optimized design to simulate
[-wlfcachesize]	Specify WLF reader cache size (per WLF file.)
[-wlfslim <size>]</size>	Specify the number of Megabytes to be saved in event log file
[-wlftlim <duration>]</duration>	Specify the duration of time to be saved in event log file

Code Coverage

Key Arguments to vcom/vlog +cover=bcefsx Specifies coverage type(s)

 Key Arguments to vopt

 +cover=bcefsx
 Specifies coverage type(s)

 -nocover
 Disable coverage on all source files

ModelSim 6.5

Quick Guide

-coverage Enables statistics collection

Wave Window

add wave <item> add wave * add wave -r /* add wave abus(31:15) view wave

view wave -new

write wave <left mouse button> <middle mouse button> <ctrl.f> <tab> (go right) <shift-tab> (go left) i or + | o or f | | Wave specific signals/nets Wave signals/nets in scope Wave all signals/nets in design Wave a slice of a bus Display wave window

Display additional wave window

Print wave window to file Select signal / Place cursor Zoom options Context Menu Find next item Search forward for next edge Search backward for next edge Zoom in | Zoom out Zoom full | Zoom Last

Key modelsim.ini variables WLF*

WLF* Waveto WLFCacheSize Change

Waveform management variables Change default or disable WLF file cache

RED text = ModelSim SE only.

Change default or disable WLF file cache

8005 SW Boeckman Road Wilsonville, OR 97070 Phone: 503.685.0820 Toll free: 877.744.6699 Fax: 503.685.0910



Copyright © 2008 Mentor Graphics Corporation 6267