

ModelSim® SE Tutorial

Software Version 6.5b

© 1991-2009 Mentor Graphics Corporation All rights reserved.

This document contains information that is proprietary to Mentor Graphics Corporation. The original recipient of this document may duplicate this document in whole or in part for internal business purposes only, provided that this entire notice appears in all copies. In duplicating any part of this document, the recipient agrees to make every reasonable effort to prevent the unauthorized use and distribution of the proprietary information.

This document is for information and instruction purposes. Mentor Graphics reserves the right to make changes in specifications and other information contained in this publication without prior notice, and the reader should, in all cases, consult Mentor Graphics to determine whether any changes have been made.

The terms and conditions governing the sale and licensing of Mentor Graphics products are set forth in written agreements between Mentor Graphics and its customers. No representation or other affirmation of fact contained in this publication shall be deemed to be a warranty or give rise to any liability of Mentor Graphics whatsoever.

MENTOR GRAPHICS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

MENTOR GRAPHICS SHALL NOT BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL, OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING BUT NOT LIMITED TO LOST PROFITS) ARISING OUT OF OR RELATED TO THIS PUBLICATION OR THE INFORMATION CONTAINED IN IT, EVEN IF MENTOR GRAPHICS CORPORATION HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

RESTRICTED RIGHTS LEGEND 03/97

U.S. Government Restricted Rights. The SOFTWARE and documentation have been developed entirely at private expense and are commercial computer software provided with restricted rights. Use, duplication or disclosure by the U.S. Government or a U.S. Government subcontractor is subject to the restrictions set forth in the license agreement provided with the software pursuant to DFARS 227.7202-3(a) or as set forth in subparagraph (c)(1) and (2) of the Commercial Computer Software - Restricted Rights clause at FAR 52.227-19, as applicable.

Contractor/manufacturer is:

Mentor Graphics Corporation 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. Telephone: 503.685.7000 Toll-Free Telephone: 800.592.2210 Website: www.mentor.com SupportNet: supportnet.mentor.com/ Send Feedback on Documentation: supportnet.mentor.com/user/feedback_form.cfm

TRADEMARKS: The trademarks, logos and service marks ("Marks") used herein are the property of Mentor Graphics Corporation or other third parties. No one is permitted to use these Marks without the prior written consent of Mentor Graphics or the respective third-party owner. The use herein of a third-party Mark is not an attempt to indicate Mentor Graphics as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A current list of Mentor Graphics' trademarks may be viewed at: www.mentor.com/terms_conditions/trademarks.cfm.

Table of Contents

| Chapter 1 Introduction | 13 |
|---|----------|
| | |
| Assumptions. | 13 |
| Where to Find Our Documentation | 13 |
| Download a Free PDF Reader With Search | 14 |
| Mentor Graphics Support. | 14 |
| Additional Support | 15 |
| Before you Begin | 15 |
| Example Designs | 15 |
| Chapter 2 | |
| Conceptual Overview | 17 |
| Design Optimizations. | 17 |
| Basic Simulation Flow. | 17 |
| Project Flow | 19 |
| Multiple Library Flow | 19 |
| Debugging Tools | 20 |
| Chanton 2 | |
| Chapter 3 Basic Simulation | 23 |
| | |
| Create the Working Design Library. | 23 |
| Compile the Design Units | 25 |
| Optimize the Design | 26 |
| Load the Design | 27 |
| Run the Simulation | 28 |
| Set Breakpoints and Step through the Source | 30 |
| Chapter 4 | |
| Projects. | 35 |
| Create a New Project | 35 |
| Add Objects to the Project | 36 |
| Changing Compile Order (VHDL). | 38 |
| Compile the Design. | 39 |
| Optimize for Design Visibility | 40 |
| Load the Design | 40 |
| Organizing Projects with Folders. | 40 |
| | 41 |
| Add Folders | 41 |
| Moving Files to Folders | 43 44 |
| Simulation Configurations | 44 |

| Chapter 5 Working With Multiple Libraries | 47 |
|---|----------|
| Working With Multiple Libraries. | |
| Creating the Project | 47 49 |
| Creating the Project Linking to the Resource Library | 49 50 |
| Verilog | 50 |
| VHDL | 51 |
| Linking to a Resource Library | 51 |
| Permanently Mapping VHDL Resource Libraries | 52 |
| Chapter 6 Simulating SystemC Designs | 55 |
| Setting up the Environment | 56 |
| Preparing an OSCI SystemC design | 56 |
| Compiling a SystemC-only Design | 59 |
| Mixed SystemC and HDL Example | 60 |
| Viewing SystemC Objects in the GUI. | 63 |
| Setting Breakpoints and Stepping in the Source Window | 64 |
| Examining SystemC Objects and Variables Removing a Breakpoint | 67 68 |
| | 00 |
| Chapter 7 | |
| Analyzing Waveforms | 71 |
| Loading a Design | 72 |
| Add Objects to the Wave Window | 72 |
| Zooming the Waveform Display | 73 74 |
| Working with a Single Cursor | 74 |
| Working with Multiple Cursors | 76 |
| Saving and Reusing the Window Format | 77 |
| Chapter 8 | |
| Creating Stimulus With Waveform Editor | 79 |
| Load a Design Unit | 79 |
| Create Graphical Stimulus with a Wizard | 80 |
| Edit Waveforms in the Wave Window | 82 |
| Save and Reuse the Wave Commands. | 85 |
| Exporting the Created Waveforms. | 86 88 |
| Simulating with the Test Bench File Importing an EVCD File | 00 89 |
| | 01 |
| Chapter 9 Debugging With The Detaflow Window | 01 |
| Debugging With The Dataflow Window | 91 |
| Exploring Connectivity | 92 |
| Tracing Events | 94 98 |
| Displaying Hierarchy in the Dataflow Window | 101 |
| | |

Table of Contents

| Chapter 10 | |
|---|---|
| Viewing And Initializing Memories | 105 |
| View a Memory and its Contents. Navigate Within the Memory Export Memory Data to a File. Initialize a Memory Interactive Debugging Commands | 106 110 112 114 117 |
| Chapter 11 | |
| Analyzing Performance With The Profiler | 121 |
| View Profile Details | 126 127 |
| Chapter 12 | |
| Simulating With Code Coverage | 131 |
| Coverage Statistics in the GUI. Coverage Statistics in the Source Window Toggle Statistics in the Objects Window. Excluding Lines and Files from Coverage Statistics Creating Code Coverage Reports. | 134 137 138 139 140 |
| Chapter 13 | |
| Comparing Waveforms | 145 |
| Creating the Reference Dataset . Creating the Test Dataset . Comparing the Simulation Runs . Viewing Comparison Data . Comparison Data in the Wave Window . Comparison Data in the List Window . Saving and Reloading Comparison Data . | 146 147 148 149 149 150 151 |
| Chapter 14 | 1.55 |
| Automating Simulation | 155 |
| Creating a Simple DO File Running in Command-Line Mode Using Tcl with the Simulator | 155 156 158 |
| Index | |

End-User License Agreement

List of Examples

List of Figures

| Figure 2-1. Basic Simulation Flow - Overview Lab | 18 |
|--|----|
| Figure 2-2. Project Flow | 19 |
| Figure 2-3. Multiple Library Flow | 20 |
| Figure 3-1. The Create a New Library Dialog | 24 |
| Figure 3-2. work Library Added to the Library Window | 25 |
| Figure 3-3. Compile Source Files Dialog | 26 |
| Figure 3-4. Verilog Modules Compiled into work Library | 26 |
| Figure 3-5. The Design Hierarchy | 27 |
| Figure 3-6. The Object Window and Processes Window | 28 |
| Figure 3-7. Using the Popup Menu to Add Signals to Wave Window | 29 |
| Figure 3-8. Waves Drawn in Wave Window | 29 |
| Figure 3-9. Setting Breakpoint in Source Window | 30 |
| Figure 3-10. Setting Restart Functions | 31 |
| Figure 3-11. Blue Arrow Indicates Where Simulation Stopped | 31 |
| Figure 3-12. Values Shown in Objects Window | 32 |
| Figure 3-13. Parameter Name and Value in Source Examine Window | 32 |
| Figure 4-1. Create Project Dialog - Project Lab | 36 |
| Figure 4-2. Adding New Items to a Project | 37 |
| Figure 4-3. Add file to Project Dialog | 37 |
| Figure 4-4. Newly Added Project Files Display a '?' for Status | 38 |
| Figure 4-5. Compile Order Dialog | 39 |
| Figure 4-6. Library Window with Expanded Library | 40 |
| Figure 4-7. Structure(sim) window for a Loaded Design | 41 |
| Figure 4-8. Adding New Folder to Project | 42 |
| Figure 4-9. A Folder Within a Project | 42 |
| Figure 4-10. Creating Subfolder | 42 |
| Figure 4-11. A folder with a Sub-folder | 43 |
| Figure 4-12. Changing File Location via the Project Compiler Settings Dialog | 43 |
| Figure 4-13. Simulation Configuration Dialog | 45 |
| Figure 4-14. A Simulation Configuration in the Project window | 46 |
| Figure 4-15. Transcript Shows Options for Simulation Configurations | 46 |
| Figure 5-1. Creating New Resource Library | 48 |
| Figure 5-2. Compiling into the Resource Library | 49 |
| Figure 5-3. VHDL Simulation Warning Reported in Main Window | 51 |
| Figure 5-4. Specifying a Search Library in the Simulate Dialog. | 52 |
| Figure 6-1. The SystemC File After Modifications. | 58 |
| Figure 6-2. Editing the SystemC Header File | 59 |
| Figure 6-3. The ringbuf.h File | 61 |
| Figure 6-4. The test_ringbuf.cpp File | 62 |
| Figure 6-5. The test_ringbuf Design | 63 |

| Figure 6-6. SystemC Objects in the work Library | 63 |
|--|-----|
| Figure 6-7. SystemC Objects in Structure (sim) and Objects Windows | 64 |
| Figure 6-8. Active Breakpoint in a SystemC File | 65 |
| Figure 6-9. Simulation Stopped at Breakpoint | 66 |
| Figure 6-10. Stepping into a Separate File. | 66 |
| Figure 6-11. Output of show Command | 67 |
| Figure 6-12. SystemC Primitive Channels in the Wave Window | 68 |
| Figure 7-1. Panes of the Wave Window | 71 |
| Figure 7-2. Zooming in with the Mouse Pointer | 74 |
| Figure 7-3. Working with a Single Cursor in the Wave Window | 75 |
| Figure 7-4. Renaming a Cursor | 76 |
| Figure 7-5. Interval Measurement Between Two Cursors | 77 |
| Figure 7-6. A Locked Cursor in the Wave Window | 77 |
| Figure 8-1. Initiating the Create Pattern Wizard from the Objects Window | 80 |
| Figure 8-2. Create Pattern Wizard | 81 |
| Figure 8-3. Specifying Clock Pattern Attributes | 81 |
| Figure 8-4. The <i>clk</i> Waveform. | 81 |
| Figure 8-5. The <i>reset</i> Waveform | 82 |
| Figure 8-6. Edit Insert Pulse Dialog | 83 |
| Figure 8-7. Signal <i>reset</i> with an Inserted Pulse | 83 |
| Figure 8-8. Edit Stretch Edge Dialog. | 84 |
| Figure 8-9. Stretching an Edge on the <i>clk</i> Signal. | 84 |
| Figure 8-10. Deleting an Edge on the <i>clk</i> Signal | 85 |
| Figure 8-11. The Export Waveform Dialog. | 86 |
| Figure 8-12. The counter Waveform Reacts to Stimulus Patterns. | 87 |
| Figure 8-13. The <i>export</i> Test Bench Compiled into the work Library | 88 |
| Figure 8-14. Waves from Newly Created Test Bench. | 89 |
| Figure 8-15. EVCD File Loaded in Wave Window | 90 |
| Figure 8-16. Simulation results with EVCD File | 90 |
| Figure 9-1. A Signal in the Dataflow Window | 93 |
| Figure 9-2. Expanding the View to Display Connected Processes | 93 |
| Figure 9-3. The test Net Expanded to Show All Drivers | 94 |
| Figure 9-4. The Embedded Wave Viewer | 95 |
| Figure 9-5. Source Code for the NAND Gate | 95 |
| Figure 9-6. Signals Added to the Wave Viewer Automatically | 96 |
| Figure 9-7. Source Code with <i>t_out</i> Highlighted | 96 |
| Figure 9-8. Cursor in Wave Viewer Marks Last Event | 97 |
| Figure 9-9. Tracing the Event Set | 98 |
| Figure 9-10. A Signal with Unknown Values | 99 |
| Figure 9-11. Dataflow Window with Wave Viewer | 100 |
| Figure 9-12. ChaseX Identifies Cause of Unknown on t_out | 101 |
| Figure 9-13. Dataflow Options Dialog | 102 |
| Figure 9-14. Displaying Hierarchy in the Dataflow Window | 103 |
| Figure 10-1. The Memory List in the Memory window | 107 |
| Figure 10-2. Verilog Memory Data Window | 107 |

| Figure 10-3. VHDL Memory Data Window | 108 |
|---|-----|
| Figure 10-4. Verilog Data After Running Simulation | 108 |
| Figure 10-5. VHDL Data After Running Simulation | 109 |
| Figure 10-6. Changing the Address Radix. | 109 |
| Figure 10-7. New Address Radix and Line Length (Verilog | 110 |
| Figure 10-8. New Address Radix and Line Length (VHDL) | 110 |
| Figure 10-9. Goto Dialog. | 111 |
| | 111 |
| Figure 10-11. Searching for a Specific Data Value | 112 |
| Figure 10-12. Export Memory Dialog | 113 |
| Figure 10-13. Import Memory Dialog | 115 |
| Figure 10-14. Initialized Memory from File and Fill Pattern | 116 |
| Figure 10-15. Data Increments Starting at Address 251 | 117 |
| | 117 |
| | 118 |
| 6 | 118 |
| | 119 |
| Figure 10-20. Entering Data to Change**OK | 119 |
| | 120 |
| | 123 |
| 8 | 124 |
| | 125 |
| | 126 |
| 6 6 | 126 |
| 8 = | 127 |
| 6 = | 127 |
| | 128 |
| Figure 11-9. The Filtered Profile Data. | 128 |
| | 129 |
| | 130 |
| Figure 12-1. Coverage Windows | 133 |
| ε | 133 |
| Figure 12-3. View > Coverage Menu | 134 |
| Figure 12-4. Right-click a Column Heading to Show Column List | 135 |
| Figure 12-5. Missed Statements Window | 135 |
| Figure 12-6. Coverage Details Window Undocked. | 136 |
| Figure 12-7. Instance Coverage Window | 137 |
| Figure 12-8. Coverage Statistics in the Source Window. | 137 |
| Figure 12-9. Coverage Numbers Shown by Hovering the Mouse Pointer | 138 |
| Figure 12-10. Toggle Coverage in the Objects Window | 139 |
| Figure 12-11. Excluding a File Using GUI Menus | 140 |
| Figure 12-12. Cancelling Selected Exclusions | 140 |
| Figure 12-13. Coverage Text Report Dialog | 142 |
| Figure 12-14. Coverage HTML Report Dialog | 143 |
| Figure 12-15. Coverage Exclusions Report Dialog | 143 |

| Figure 13-1. First dialog of the Waveform Comparison Wizard. | 148 |
|--|-----|
| Figure 13-2. Second dialog of the Waveform Comparison Wizard | 148 |
| Figure 13-3. Comparison information in the compare and Objects windows | 149 |
| Figure 13-4. Comparison objects in the Wave window | 150 |
| Figure 13-5. The compare icons | 150 |
| Figure 13-6. Compare differences in the List window | 151 |
| Figure 13-7. Coverage data saved to a text file | 152 |
| Figure 13-8. Displaying Log Files in the Open dialog | 153 |
| Figure 13-9. Reloading saved comparison data | 153 |
| Figure 14-1. A Dataset in the Main Window Workspace | 158 |
| Figure 14-2. Buttons Added to the Main Window Toolbar | 160 |

List of Tables

| Table 1-1. Documentation List | 13 |
|--|-----|
| Table 6-1. Supported Operating Systems for SystemC | 56 |
| Table 11-1. Columns in the Profile Window | 124 |
| Table 12-1. Coverage Icons in the Source Window | 137 |

Assumptions

We assume that you are familiar with the use of your operating system. You should also be familiar with the window management functions of your graphic interface: OpenWindows, OSF/Motif, CDE, KDE, GNOME, or Microsoft Windows 2000/XP.

We also assume that you have a working knowledge of the language in which your design and/or test bench is written (i.e., VHDL, Verilog, SystemC, etc.). Although ModelSimTM is an excellent tool to use while learning HDL concepts and practices, this document is not written to support that goal.

Where to Find Our Documentation

ModelSim documentation is available from our website at

www.model.com/support

or from the tool by selecting **Help** from the menu bar.

| Document | Format | How to get it |
|--|--------------|--|
| Installation & Licensing | PDF | Help > PDF Bookcase |
| Guide | HTML and PDF | Help > InfoHub |
| <i>Quick Guide</i> (command and feature quick-reference) | PDF | Help > PDF Bookcase and Help > InfoHub |
| Tutorial | PDF | Help > PDF Bookcase |
| | HTML and PDF | Help > InfoHub |
| User's Manual | PDF | Help > PDF Bookcase |
| | HTML and PDF | Help > InfoHub |
| Reference Manual | PDF | Help > PDF Bookcase |
| | HTML and PDF | Help > InfoHub |

| Document | Format | How to get it |
|------------------------------------|--------|--|
| Foreign Language | PDF | Help > PDF Bookcase |
| Interface Manual | HTML | Help > InfoHub |
| Std_DevelopersKit User's Manual | PDF | www.model.com/support/documentation/BOO K/sdk_um.pdf The Standard Developer's Kit is for use with Mentor Graphics QuickHDL. |
| Command Help | ASCII | type help [command name] at the prompt in the Transcript pane |
| Error message help | ASCII | type verror <msgnum></msgnum> at the Transcript or shell prompt |
| Tcl Man Pages (Tcl manual) | HTML | <pre>select Help > Tcl Man Pages, or find contents.htm in \modeltech\docs\tcl_help_html</pre> |
| Technotes | HTML | available from the support site |

Table 1-1. Documentation List

Download a Free PDF Reader With Search

ModelSim PDF documentation requires an Adobe Acrobat Reader for viewing. The Reader is available without cost from Adobe at

www.adobe.com.

Mentor Graphics Support

Mentor Graphics software support includes software enhancements, technical support, access to comprehensive online services with SupportNet, and the optional On-Site Mentoring service. For details, see:

http://supportnet.mentor.com/about/

If you have questions about this software release, please log in to SupportNet. You may search thousands of technical solutions, view documentation, or open a Service Request online at:

http://supportnet.mentor.com/

If your site is under current support and you do not have a SupportNet login, you may easily register for SupportNet by filling out the short form at:

http://supportnet.mentor.com/user/register.cfm

All customer support contact information can be found on our web site at:

http://supportnet.mentor.com/contacts/supportcenters/

Additional Support

Online and email technical support options, maintenance renewal, and links to international support contacts:

http://www.model.com/support

Access to the most current version of ModelSim:

http://www.model.com/downloads/

Place your name on our list for email notification of news and updates:

http://www.model.com/resources/resources_newsletter.asp

Before you Begin

Preparation for some of the lessons leaves certain details up to you. You will decide the best way to create directories, copy files, and execute programs within your operating system. (When you are operating the simulator within ModelSim's GUI, the interface is consistent for all platforms.)

Examples show Windows path separators - use separators appropriate for your operating system when trying the examples.

Example Designs

ModelSim comes with Verilog and VHDL versions of the designs used in these lessons. This allows you to do the tutorial regardless of which license type you have. Though we have tried to minimize the differences between the Verilog and VHDL versions, we could not do so in all cases. In cases where the designs differ (e.g., line numbers or syntax), you will find language-specific instructions. Follow the instructions that are appropriate for the language you use.

Introduction

ModelSim is a verification and simulation tool for VHDL, Verilog, SystemVerilog, SystemC, and mixed-language designs.

This lesson provides a brief conceptual overview of the ModelSim simulation environment. It is divided into five topics, which you will learn more about in subsequent lessons.

- Design Optimizations Refer to the Optimizing Designs with vopt chapter in the User's Manual.
- Basic simulation flow Refer to *Chapter 3 Basic Simulation*.
- Project flow Refer to *Chapter 4 Projects*.
- Multiple library flow Refer to *Chapter 5 Working With Multiple Libraries*.
- Debugging tools Refer to remaining lessons.

Design Optimizations

Before discussing the basic simulation flow, it is important to understand design optimization. By default, ModelSim optimizations are automatically performed on all designs. These optimizations are designed to maximize simulator performance, yielding improvements up to 10X, in some Verilog designs, over non-optimized runs.

Global optimizations, however, may have an impact on the visibility of the design simulation results you can view – certain signals and processes may not be visible. If these signals and processes are important for debugging the design, it may be necessary to customize the simulation by removing optimizations from specific modules.

It is important, therefore, to make an informed decision as to how best to apply optimizations to your design. The tool that performs global optimizations in ModelSim is called vopt. Please refer to the Optimizing Designs with vopt chapter in the ModelSim User's Manual for a complete discussion of optimization trade-offs and customizations. For details on command syntax and usage, please refer to vopt in the Reference Manual.

Basic Simulation Flow

The following diagram shows the basic steps for simulating a design in ModelSim.




Figure 2-1. Basic Simulation Flow - Overview Lab

• Creating the Working Library

In ModelSim, all designs are compiled into a library. You typically start a new simulation in ModelSim by creating a working library called "work," which is the default library name used by the compiler as the default destination for compiled design units.

• Compiling Your Design

After creating the working library, you compile your design units into it. The ModelSim library format is compatible across all supported platforms. You can simulate your design on any platform without having to recompile your design.

• Loading the Simulator with Your Design and Running the Simulation

With the design compiled, you load the simulator with your design by invoking the simulator on a top-level module (Verilog) or a configuration or entity/architecture pair (VHDL).

Assuming the design loads successfully, the simulation time is set to zero, and you enter a run command to begin simulation.


• Debugging Your Results

If you don't get the results you expect, you can use ModelSim's robust debugging environment to track down the cause of the problem.

Project Flow

A project is a collection mechanism for an HDL design under specification or test. Even though you don't have to use projects in ModelSim, they may ease interaction with the tool and are useful for organizing files and specifying simulation settings.

The following diagram shows the basic steps for simulating a design within a ModelSim project.





As you can see, the flow is similar to the basic simulation flow. However, there are two important differences:

- You do not have to create a working library in the project flow; it is done for you automatically.
- Projects are persistent. In other words, they will open every time you invoke ModelSim unless you specifically close them.

Multiple Library Flow

ModelSim uses libraries in two ways: 1) as a local working library that contains the compiled version of your design; 2) as a resource library. The contents of your working library will change as you update your design and recompile. A resource library is typically static and serves as a parts source for your design. You can create your own resource libraries, or they may be supplied by another design team or a third party (e.g., a silicon vendor).

You specify which resource libraries will be used when the design is compiled, and there are rules to specify in which order they are searched. A common example of using both a working library and a resource library is one where your gate-level design and test bench are compiled into the working library, and the design references gate-level models in a separate resource library.

The diagram below shows the basic steps for simulating with multiple libraries.




Figure 2-3. Multiple Library Flow

You can also link to resource libraries from within a project. If you are using a project, you would replace the first step above with these two steps: create the project and add the test bench to the project.

Debugging Tools

ModelSim offers numerous tools for debugging and analyzing your design. Several of these tools are covered in subsequent lessons, including:

- Using projects
- Working with multiple libraries
- Simulating with SystemC
- Setting breakpoints and stepping through the source code
- Viewing waveforms and measuring time

- Exploring the "physical" connectivity of your design
- Viewing and initializing memories
- Creating stimulus with the Waveform Editor
- Analyzing simulation performance
- Testing code coverage
- Comparing waveforms
- Automating simulation

Introduction

In this lesson you will go step-by-step through the basic simulation flow:

- 1. Create the Working Design Library
- 2. Compile the Design Units
- 3. Optimize the Design
- 4. Load the Design
- 5. Run the Simulation

Design Files for this Lesson

The sample design for this lesson is a simple 8-bit, binary up-counter with an associated test bench. The pathnames are as follows:

Verilog – *<install_dir>/examples/tutorials/verilog/basicSimulation/counter.v* and tcounter.v

VHDL – <*install_dir*>/*examples*/*tutorials*/*vhdl*/*basicSimulation*/*counter.vhd* and *tcounter.vhd*

This lesson uses the Verilog files *counter.v* and *tcounter.v*. If you have a VHDL license, use *counter.vhd* and *tcounter.vhd* instead. Or, if you have a mixed license, feel free to use the Verilog test bench with the VHDL counter or vice versa.

Related Reading

User's Manual Chapters: Design Libraries, Verilog and SystemVerilog Simulation, and VHDL Simulation.

Reference Manual commands: vlib, vmap, vlog, vcom, vopt, view, and run.

Create the Working Design Library

Before you can simulate a design, you must first create a library and compile the source code into that library.

1. Create a new directory and copy the design files for this lesson into it.

Start by creating a new directory for this exercise (in case other users will be working with these lessons).

Verilog: Copy *counter.v* and *tcounter.v* files from /<*install_dir>/examples/tutorials/verilog/basicSimulation* to the new directory.

VHDL: Copy *counter.vhd* and *tcounter.vhd* files from /<*install_dir>/examples/tutorials/vhdl/basicSimulation* to the new directory.

- 2. Start ModelSim if necessary.
 - a. Type vsim at a UNIX shell prompt or use the ModelSim icon in Windows.

Upon opening ModelSim for the first time, you will see the Welcome to ModelSim dialog. Click **Close**.

- b. Select **File > Change Directory** and change to the directory you created in step 1.
- 3. Create the working library.
 - a. Select **File > New > Library**.

This opens a dialog where you specify physical and logical names for the library (Figure 3-1). You can create a new library or map to an existing library. We'll be doing the former.

Figure 3-1. The Create a New Library Dialog

| Create a New Library 🛛 🛛 🛛 |
|---|
| Create |
| a new library and a logical mapping to it |
| a map to an existing library |
| Library Name: |
| work |
| Library Physical Name: |
| |
| OK Cancel |

- b. Type work in the Library Name field (if it isn't already entered automatically).
- c. Click OK.

ModelSim creates a directory called *work* and writes a specially-formatted file named *_info* into that directory. The *_info* file must remain in the directory to distinguish it as a ModelSim library. Do not edit the folder contents from your operating system; all changes should be made from within ModelSim.

ModelSim also adds the library to the Library window (Figure 3-2) and records the library mapping for future reference in the ModelSim initialization file (*modelsim.ini*).

| Name | Туре | Path 🔍 |
|-------------|---------|------------------|
| | Library | work 🔶 |
| | Library | \$MODEL_TECH// |
| | Library | \$MODEL_TECH//a. |
| | Library | \$MODEL_TECH//o |
| | Library | \$MODEL_TECH//c |
| | Library | \$MODEL_TECH//s |
| → vital2000 | Library | \$MODEL_TECH/ |
| 🖅 👖 ieee | Library | \$MODEL_TECH// |
| | Library | \$MODEL_TECH/ |
| 🛨 👖 std 👝 👝 | Library | |

Figure 3-2. work Library Added to the Library Window

When you pressed OK in step 3c above, the following was printed to the Transcript window:

vlib work vmap work work

These two lines are the command-line equivalents of the menu selections you made. Many command-line equivalents will echo their menu-driven functions in this fashion.

Compile the Design Units

With the working library created, you are ready to compile your source files.

You can compile by using the menus and dialogs of the graphic interface, as in the Verilog example below, or by entering a command at the ModelSim> prompt.

- 1. Compile *counter.v* and *tcounter.v*.
 - a. Select Compile > Compile. This opens the Compile Source Files dialog (Figure 3-3).

If the Compile menu option is not available, you probably have a project open. If so, close the project by making the Library window active and selecting File > Close from the menus.

- b. Select both *counter.v* and *tcounter.v* modules from the Compile Source Files dialog and click **Compile**. The files are compiled into the *work* library.
- c. When compile is finished, click **Done**.

| Compile Source Files | ? × |
|--|-----|
| Library: work | |
| Look in: 🗀 basicSimulation 💽 🖛 🗈 💣 🎟 - | |
| work counter.v tcounter.v | |
| File name: "tcounter.v" Compile | |
| Files of type: HDL Files (*,v,*,vl,*,vhd;*,vhd;*,vhd;*,vhd;*,vhd;*,v | |
| Compile selected files together Default Options Edit Source | |

Figure 3-3. Compile Source Files Dialog

- 2. View the compiled design units.
 - a. In the Library window, click the '+' icon next to the *work* library and you will see two design units (Figure 3-4). You can also see their types (Modules, Entities, etc.) and the path to the underlying source files.

Figure 3-4. Verilog Modules Compiled into work Library

| Library 🔤 | | |
|---------------|---------|---|
| ₹ Name | Туре | Path |
| - work | Library | work |
| -M counter | Module | I:/questa/tutorial/tutorials/verilog/basicSimulation/counter.v |
| itest_counter | Module | I:/questa/tutorial/tutorials/verilog/basicSimulation/tcounter.v |
| +floatfixlib | Library | \$MODEL_TECH//floatfixlib |
| + mtiAvm | Library | \$MODEL_TECH//avm |
| +⊢ mtiOvm | Library | \$MODEL_TECH//ovm-2.0 |
| | Library | \$MODEL_TECH//upf_lib |
| | Library | \$MODEL_TECH//sv_std |
| | Libracy | \$MODEL_TECH/,./vital2000 |
| | - Mil | Vap Are |

Optimize the Design

- 1. Use the vopt +acc command to optimize the design with full visibility into all design units.
 - a. Enter the following command at the ModelSim> prompt in the Transcript window:

vopt +acc test_counter -o testcounter_opt

The +**acc** switch for the vopt command provides visibility into the design for debugging purposes.

The **-o** switch allows you designate the name of the optimized design (testcounter_opt). You must provide an optimized design name with vopt.

Load the Design

- 1. Load the *test_counter* module into the simulator.
 - a. Use the optimized design name to load the design with the vsim command:

vsim testcounter_opt

When the design is loaded, a Structure window opens (labeled **sim**). This window displays the hierarchical structure of the design as shown in Figure 3-5. You can navigate within the design hierarchy in the Structure (**sim**) window by clicking on any line with a '+' (expand) or '-' (contract) icon.

| Instance | Desian unit | Design unit type | Visibility |
|------------------|--------------------|------------------|----------------------|
| | | | |
| 🖃 🗾 test_counter | test_counter(fast) | Module | +acc= <full></full> |
| 🖕 🗾 dut | counter(fast) | Module | +acc= <full>¶</full> |
| — 🗾 increment | counter(fast) | Function | +acc= <full></full> |
| ALWAYS#35 | counter(fast) | Process | 4 |
| — 🕘 #INITIAL#17 | test_counter(fast) | Process | |
| — 🕘 #INITIAL#23 | test_counter(fast) | Process | |
| ↓ #INITIAL#30 | test_counter(fast) | Process | |
| - | | | |

Figure 3-5. The Design Hierarchy

In addition, an Objects window and a Processes window opens (Figure 3-6). The Objects window shows the names and current values of data objects in the current region selected in the Structure (sim) window. Data objects include signals, nets, registers, constants and variables not declared in a process, generics, parameters, and member data variables of a SystemC module.

The Processes window displays a list of HDL and SystemC processes in one of four viewing modes: Active, In Region, Design, and Hierarchical. The Design view mode is intended for primary navigation of ESL (Electronic System Level) designs where processes are a foremost consideration. By default, this window displays the active processes in your simulation (Active view mode).

| | II 🖬 🗙 | Objects ===== | | | — + ₫ × |
|-------------------|---------------------|---------------------|-----------------|-----------|----------------|
| unit type | Visibility | ▼ Name | Value | Kind | Mode |
| ~ ~ | +acc= <full></full> | 🔷 dk | x | Register | Intern |
| 5 | +acc= <full></full> | 🔷 reset | x | Register | Intern |
| $\langle \rangle$ | +acc= <full></full> | 🛨 🔶 count | XXXXXXXXXX | Net | Intern |
| 1 | | | | | |
| ş | | • | | 1 | Ð |
| 2 | | | | | |
| \geq | | Processes (Active) | | | <u> </u> |
| \leq | | ▼Name | Type (filtered) | State Ord | er Parent P |
| 5 | | INITIAL#17 | Initial | Ready 4 | /test_co |
| 1 | | INITIAL#23 | Initial | Ready 5 | /test_co |
| ξ | | #INITIAL#30 | Initial | Ready 6 | /test_co |
| | | have and the second | A manual and | | |

Figure 3-6. The Object Window and Processes Window

Run the Simulation

We're ready to run the simulation. But before we do, we'll open the Wave window and add signals to it.

- 1. Open the Wave window.
 - a. Enter **view wave** at the command line.


The Wave window opens in the right side of the Main window. Resize it so it is visible.

You can also use the **View > Wave** menu selection to open a Wave window. The Wave window is just one of several debugging windows available on the **View** menu.

- 2. Add signals to the Wave window.
 - a. In the Structure (sim) window, right-click *test_counter* to open a popup context menu.
 - b. Select Add > To Wave > All items in region (Figure 3-7).

All signals in the design are added to the Wave window.

₹Ļ





- 3. Run the simulation.
 - a. Click the Run icon.

The simulation runs for 100 ns (the default simulation length) and waves are drawn in the Wave window.

b. Enter **run 500** at the VSIM> prompt in the Transcript window.

The simulation advances another 500 ns for a total of 600 ns (Figure 3-8).

| Wave 🗇 | | | | |
|---|----------|---------------------------|--|--|
| Messages | | | | |
| <pre>/test_counter/dk /test_counter/reset</pre> | 0 0 | | | |
| ₽ ⁄> /test_counter/count | 00011110 | | | |
| A 📰 💿 🛛 Now | 600 ns | ns 200 ns 400 ns 600 ns 🦼 | | |
| 🗟 🍆 😑 Cursor 1 | 0 ns | 0 ns | | |
| | ₹ ► | | | |
| | | 4 | | |

Figure 3-8. Waves Drawn in Wave Window

c. Click the Run -All icon on the Main or Wave window toolbar.

The simulation continues running until you execute a break command or it hits a statement in your code (e.g., a Verilog \$stop statement) that halts the simulation.

1

d. Click the Break icon

to stop the simulation.

Set Breakpoints and Step through the Source

X

Next you will take a brief look at one interactive debugging feature of the ModelSim environment. You will set a breakpoint in the Source window, run the simulation, and then step through the design under test. Breakpoints can be set only on executable lines, which are indicated with red line numbers.

- 1. Open *counter.v* in the Source window.
 - a. Select **View > Files** to open the Files window.
 - b. Click the + sign next to the *sim* filename to see the contents of *vsim.wlf* dataset.
 - c. Double-click *counter.v* (or *counter.vhd* if you are simulating the VHDL files) to open the file in the Source window.
- 2. Set a breakpoint on line 36 of *counter.v* (or, line 39 of *counter.vhd* for VHDL).
 - a. Scroll to line 36 and click in the BP (breakpoint) column next to the line number.

A red ball appears in the line number column at line number 36 (Figure 3-9), indicating that a breakpoint has been set.

C:/Tutorial/examples/tutorials/verilog/basicSimulation/counter.v + d × Ln# 33 endfunction 34 35 always 🛿 (posedge clk or posedge reset) 3 6🞱 if (reset) count = #tpd_reset to count 8'h00; 37 38 else count <= #tpd clk to count increment(count); 39 40 • [💶 Wave h] counter.v

Figure 3-9. Setting Breakpoint in Source Window

- 3. Disable, enable, and delete the breakpoint.
 - a. Click the red ball to disable the breakpoint. It will become a black ball.
 - b. Click the black ball again to re-enable the breakpoint. It will become a red ball.
 - c. Click the red ball with your right mouse button and select **Remove Breakpoint 36**.
 - d. Click in the line number column next to line number 36 again to re-create the breakpoint.

- 4. Restart the simulation.
 - a. Click the Restart icon to reload the design elements and reset the simulation time to zero.



The Restart dialog that appears gives you options on what to retain during the restart (Figure 3-10).

| Restart _ 🗆 🗙 |
|------------------------|
| Keep: |
| 🔽 List Format |
| 🔽 Wave Format |
| ✓ Breakpoints |
| Cogged Signals |
| Virtual Definitions |
| Assertions |
| Cover Directives |
| ATV Format |
| |
| Restart <u>C</u> ancel |

Figure 3-10. Setting Restart Functions

- b. Click the **Restart** button in the Restart dialog.
- c. Click the Run -All icon.



The simulation runs until the breakpoint is hit. When the simulation hits the breakpoint, it stops running, highlights the line with a blue arrow in the Source view (Figure 3-11), and issues a Break message in the Transcript window.

Figure 3-11. Blue Arrow Indicates Where Simulation Stopped.

| h C:/Tuto | orial/examples/tutorials/verilog/basicSimulation/counter.v ==================================== |
|-----------|---|
| Ln# | |
| 32 | end |
| 33 | endfunction |
| 34 | |
| 35 | always 🛯 (posedge clk or posedge reset) |
| 36🖨 | if (reset) |
| 37 | <pre>count = #tpd_reset_to_count 8'h00;</pre> |
| 38 | else |
| 39 | <pre>count <= #tpd_clk_to_count increment(count);</pre> |
| 40 | · · · · · · · · · · · · · · · · · · · |
| | |
| 📰 Wave | h counter.v |

When a breakpoint is reached, typically you want to know one or more signal values. You have several options for checking values:

• look at the values shown in the Objects window (Figure 3-12)

| Objects | Value | Kind | Mode |
|----------------------|------------|--------------|----------|
| * Name | Value | Kina | Mode |
| 💠 tpd_reset_to_count | 3 | Parameter | Internal |
| 💠 tpd_clk_to_count | 2 | Parameter | Internal |
| 🛨 🔶 count | xxxxxxxxxx | Packed Array | Out |
| 🔶 dk | St0 | Net | In |
| 🔶 reset | St1 | Net | In |

Figure 3-12. Values Shown in Objects Window

- set your mouse pointer over a variable in the Source window and a yellow box will appear with the variable name and the value of that variable at the time of the selected cursor in the Wave window
- highlight a signal, parameter, or variable in the Source window, right-click it, and select **Examine** from the pop-up menu to display the variable and its current value in a Source Examine window (Figure 3-13)

Figure 3-13. Parameter Name and Value in Source Examine Window

| Source Examine |
|---|
| /test_counter/dut/#ALWAYS#35/tpd_reset_to_count |
| 3 |
| |
| |
| OK |

- use the **examine** command at the VSIM> prompt to output a variable value to the Transcript window (i.e., examine count)
- 5. Try out the step commands.
 - a. Click the Step icon on the Main window toolbar.

This single-steps the debugger.

Experiment on your own. Set and clear breakpoints and use the Step, Step Over, and Continue Run commands until you feel comfortable with their operation.

Lesson Wrap-Up

This concludes this lesson. Before continuing we need to end the current simulation.

{\}

1. Select **Simulate > End Simulation**.

2. Click **Yes** when prompted to confirm that you wish to quit simulating.

Introduction

In this lesson you will practice creating a project.

At a minimum, projects contain a work library and a session state that is stored in a *.mpf* file. A project may also consist of:

- HDL source files or references to source files
- other files such as READMEs or other project documentation
- local libraries
- references to global libraries

Design Files for this Lesson

The sample design for this lesson is a simple 8-bit, binary up-counter with an associated test bench. The pathnames are as follows:

Verilog – *<install_dir>/examples/tutorials/verilog/projects/counter.v* and t*counter.v*

VHDL - <install_dir>/examples/tutorials/vhdl/projects/counter.vhd and tcounter.vhd

This lesson uses the Verilog files *tcounter.v* and *counter.v*. If you have a VHDL license, use *tcounter.vhd* and *counter.vhd* instead.

Related Reading

User's Manual Chapter: Projects.

Create a New Project

1. Create a new directory and copy the design files for this lesson into it.

Start by creating a new directory for this exercise (in case other users will be working with these lessons).

Verilog: Copy *counter.v* and *tcounter.v* files from /<*install_dir>/examples/tutorials/verilog/projects* to the new directory.

VHDL: Copy *counter.vhd* and *tcounter.vhd* files from /<*install_dir>/examples/tutorials/vhdl/projects* to the new directory.

- 2. If you just finished the previous lesson, ModelSim should already be running. If not, start ModelSim.
 - a. Type **vsim** at a UNIX shell prompt or use the ModelSim icon in Windows.
 - b. Select **File > Change Directory** and change to the directory you created in step 1.
- 3. Create a new project.
 - a. Select **File > New > Project** (Main window) from the menu bar.

This opens the Create Project dialog where you can enter a Project Name, Project Location (i.e., directory), and Default Library Name (Figure 4-1). You can also reference library settings from a selected .ini file or copy them directly into the project. The default library is where compiled design units will reside.

- b. Type test in the Project Name field.
- c. Click the **Browse** button for the Project Location field to select a directory where the project file will be stored.
- d. Leave the Default Library Name set to work.
- e. Click OK.

| Create Project | × |
|---|----------|
| Project Name | |
| test | |
| Project Location | |
| C:/Tutorial/examples/projects | Browse |
| Default Library Name work | |
| Copy Settings From | |
| /modelsim.ini Brows | se |
| Copy Library Mappings C Reference Library | Mappings |
| OK | Cancel |

Figure 4-1. Create Project Dialog - Project Lab

Add Objects to the Project

Once you click OK to accept the new project settings, a blank Project window and the "Add items to the Project" dialog will appear (Figure 4-2). From the dialog you can create a new design file, add an existing file, add a folder for organization purposes, or create a simulation configuration (discussed below).

| -Click on the icon to a | add items of that type: |
|-------------------------|-------------------------|
| * | |
| Create New File | Add Existing File |
| M | |
| Create Simulation | Create New Folder |

Figure 4-2. Adding New Items to a Project

- 1. Add two existing files.
 - a. Click Add Existing File.

This opens the Add file to Project dialog (Figure 4-3). This dialog lets you browse to find files, specify the file type, specify a folder to which the file will be added, and identify whether to leave the file in its current location or to copy it to the project directory.

| Add file to Project | × |
|---|-----------------|
| File Name | |
| counter.v tcounter.v | Browse |
| Add file as type Folder | |
| ● Reference from current location ○ Copy to pro | oject directory |
| | OK Cancel |

Figure 4-3. Add file to Project Dialog

- b. Click the **Browse** button for the File Name field. This opens the "Select files to add to project" dialog and displays the contents of the current directory.
- c. Verilog: Select *counter.v* and *tcounter.v* and click Open. VHDL: Select *counter.vhd* and *tcounter.vhd* and click Open.

This closes the "Select files to add to project" dialog and displays the selected files in the "Add file to Project" dialog (Figure 4-3).

d. Click **OK** to add the files to the project.

e. Click **Close** to dismiss the Add items to the Project dialog.

You should now see two files listed in the Project window (Figure 4-4). Questionmark icons in the Status column indicate that the file has not been compiled or that the source file has changed since the last successful compile. The other columns identify file type (e.g., Verilog or VHDL), compilation order, and modified date.

Figure 4-4. Newly Added Project Files Display a '?' for Status

| Project - C:/tutorials/verilo <u>c</u> Name | Status | Туре | Order | Modified |
|--|--------|---------|-------|----------------------|
| tcounter.v | ? | Verilog | 1 | 10/15/08 09:58:50 PM |
| Counter.v | ? | Verilog | 0 | 10/15/08 09:58:50 PM |
| — | - | | | |
| • | | | | |
| Library 🛗 Project | | | | |

Changing Compile Order (VHDL)

By default ModelSim performs default binding of VHDL designs when you load the design with vsim. However, you can elect to perform default binding at compile time. (For details, refer to the section Default Binding in the User's Manual.) If you elect to do default binding at compile, then the compile order is important. Follow these steps to change compilation order within a project.

- 1. Change the compile order.
 - a. Select **Compile > Compile Order**.

This opens the Compile Order dialog box.

b. Click the Auto Generate button.

ModelSim "determines" the compile order by making multiple passes over the files. It starts compiling from the top; if a file fails to compile due to dependencies, it moves that file to the bottom and then recompiles it after compiling the rest of the files. It continues in this manner until all files compile successfully or until a file(s) can't be compiled for reasons other than dependency.

Alternatively, you can select a file and use the Move Up and Move Down buttons to put the files in the correct order (Figure 4-5).

| Compile Order |
|-------------------------|
| Current Order |
| tcounter.v |
| Counter.v |
| Move up/down buttons |
| Auto Generate OK Cancel |

Figure 4-5. Compile Order Dialog

c. Click **OK** to close the Compile Order dialog.

Compile the Design

- 1. Compile the files.
 - a. Right-click either *counter.v* or *tcounter.v* in the Project window and select **Compile** > **Compile All** from the pop-up menu.

ModelSim compiles both files and changes the symbol in the Status column to a green check mark. A check mark means the compile succeeded. If compile fails, the symbol will be a red 'X', and you will see an error message in the Transcript window.

- 2. View the design units.
 - a. Click the **Library** tab (Figure 4-6).
 - b. Click the '+' icon next to the *work* library.

You should see two compiled design units, their types (modules in this case), and the path to the underlying source files.

| Library 🦳 | | |
|-----------------------------|---------|--|
| ▼ Name | Туре | Path |
| - work | Library | C:/tutorials/verilog/projects/work |
| Mi counter | Module | C:/tutorials/verilog/projects/counter.v |
| └─ <u>[ii]</u> test_counter | Module | C:/tutorials/verilog/projects/tcounter.v |
| | Library | \$MODEL_TECH//floatfixlib |
| | Library | \$MODEL_TECH//avm |
| | Library | \$MODEL_TECH//ovm-2.0 |
| | Library | \$MODEL_TECH//upf_lib |
| ⊕ _ sv_std | Library | \$MODEL_TECH//sv_std |
| | Library | \$MODEL_TECH//vital2000 |
| | Library | \$MODEL_TECH//ieee |
| | Library | \$MODEL_TECH//modelsim_lib |
| Library 🕮 Project | | |

Figure 4-6. Library Window with Expanded Library

Optimize for Design Visibility

- 1. Use the vopt +acc command to optimize the design with full visibility into all design units.
 - a. Enter the following command at the QuestaSim> prompt in the Transcript window:

vopt +acc test_counter -o testcounter_opt

The +acc switch for the vopt command provides visibility into the design for debugging purposes.

The -o switch allows you designate the name of the optimized design (testcounter_opt). You must provide an optimized design name with vopt.

Load the Design

- 1. Load the *test_counter* design unit.
 - a. Use the optimized design name to load the design with the vsim command:

vsim testcounter_opt

The Structure (sim) window appears as part of the tab group with the Library and Project windows (Figure 4-7).

| sim | | | | |
|-------------------|--------------------|------------------|---------------------|--------|
| 🖲 Instance | Design unit | Design unit type | Visibility | States |
| 🖃 🧾 test_counter | test_counter(fast) | Module | +acc= <full></full> | |
| 🛓 🗾 dut | counter(fast) | Module | +acc= <full></full> | |
| | test_counter(fast) | Process | | |
| | test_counter(fast) | Process | | 2 |
| └─� #INITIAL#31 | test_counter(fast) | Process | | - 5 |
| | | | | |
| | | | | - |
| • | | | | |
| Library 🛗 Project | 💭 sim | | | |

Figure 4-7. Structure(sim) window for a Loaded Design

At this point you would typically run the simulation and analyze or debug your design like you did in the previous lesson. For now, you'll continue working with the project. However, first you need to end the simulation that started when you loaded *test_counter*.

- 2. End the simulation.
 - a. Select **Simulate > End Simulation**.
 - b. Click Yes.

Organizing Projects with Folders

If you have a lot of files to add to a project, you may want to organize them in folders. You can create folders either before or after adding your files. If you create a folder before adding files, you can specify in which folder you want a file placed at the time you add the file (see Folder field in Figure 4-3). If you create a folder after adding files, you edit the file properties to move it to that folder.

Add Folders

As shown previously in Figure 4-2, the Add items to the Project dialog has an option for adding folders. If you have already closed that dialog, you can use a menu command to add a folder.

- 1. Add a new folder.
 - a. Right-click in the Projects window and select Add to Project > Folder.
 - b. Type **Design Files** in the **Folder Name** field (Figure 4-8).

| Add Folder | × |
|-----------------|---|
| Folder Name | |
| Design Files | |
| | |
| Folder Location | |
| Folder Location | |

Figure 4-8. Adding New Folder to Project

c. Click OK.

The new Design Files folder is displayed in the Project window (Figure 4-9).

Figure 4-9. A Folder Within a Project

| Project - C:/tutorials/verilog/projects/test | | | | | |
|--|----------|---------|-------|----------------------|---------------|
| ₹ Name | Status | Туре | Order | Modified | |
| Counter.v | √ | Verilog | 0 | 10/15/08 09:58:50 PM | |
| tcounter.v | √ | Verilog | 1 | 10/15/08 09:58:50 PM | ` _`_` |
| 🛅 Design Files | - | Folder | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| Library 🛗 Project | | | | | |
| | | | | | |

- 2. Add a sub-folder.
 - a. Right-click anywhere in the Project window and select **Add to Project > Folder**.
 - b. Type HDL in the Folder Name field (Figure 4-10).

Figure 4-10. Creating Subfolder

| Add Folder | × |
|-----------------|-------|
| Folder Name | |
| HDL | |
| Folder Location | |
| Design Files | |
| Top Level | |
| Design Files | incel |

- c. Click the Folder Location drop-down arrow and select Design Files.
- d. Click OK.

A '+' icon appears next to the *Design Files* folder in the Project window (Figure 4-11).

| Project - C:/tutorials/verilog/projects/test | | | | | |
|--|----------|---------|-------|----------------------|--------|
| ▼ Name | Status | Туре | Order | Modified | |
| Counter.v | 1 | Verilog | 0 | 10/15/08 09:58:50 PM | |
| tcounter.v | √ | Verilog | 1 | 10/15/08 09:58:50 PM | 2 |
| 🖃 📄 Design Files | | Folder | | | |
| | | Folder | | | |
| | | | | | |
| Library 🛗 Project | | | | | \geq |

Figure 4-11. A folder with a Sub-folder

e. Click the '+' icon to see the *HDL* sub-folder.

Moving Files to Folders

If you don't place files into a folder when you first add the files to the project, you can move them into a folder using the properties dialog.

- 1. Move *tcounter.v* and *counter.v* to the *HDL* folder.
 - a. Select both *counter.v* and *tcounter.v* in the Project window.
 - b. Right-click either file and select **Properties**.

This opens the Project Compiler Settings dialog (Figure 4-12), which allows you to set a variety of options on your design files.

Figure 4-12. Changing File Location via the Project Compiler Settings Dialog

| Project (| Compiler Settings |
|-----------|---|
| | 、、 |
| General | Verilog & System Verilog Coverage |
| Do N | ral Settings ot Compile Compile to library: work Place in Folder: HDL |
| | Multiple files selected |
| | |
| | OK Cancel |

c. Click the Place In Folder drop-down arrow and select HDL.

d. Click OK.

The selected files are moved into the HDL folder. Click the '+' icon next to the HDL folder to see the files.

The files are now marked with a '?' in the Status column because you moved the files. The project no longer knows if the previous compilation is still valid.

Simulation Configurations

A Simulation Configuration associates a design unit(s) and its simulation options. For example, let's say that every time you load *tcounter.v* you want to set the simulator resolution to picoseconds (ps) and enable event order hazard checking. Ordinarily, you would have to specify those options each time you load the design. With a Simulation Configuration, you specify options for a design and then save a "configuration" that associates the design and its options. The configuration is then listed in the Project window and you can double-click it to load *tcounter.v* along with its options.

- 1. Create a new Simulation Configuration.
 - a. Right-click in the Project window and select **Add to Project > Simulation Configuration** from the popup menu.

This opens the Add Simulation Configuration dialog (Figure 4-13). The tabs in this dialog present several simulation options. You may want to explore the tabs to see what is available. You can consult the ModelSim User's Manual to get a description of each option.

| Add Simulation Configuration | n | X |
|-------------------------------|------------|---|
| Simulation Configuration Name | , [| Place in Folder |
| counter | | HDL Add Folder |
| Design VHDL Verilog Lib | raries SDI | F Others |
| ▼ Name | Type 🛛 👽 | Path 🔺 |
| □- <u>∭</u> work | Library | work |
| | Optimized | |
| -M counter | Module | C:/Tutorial/examples/tutorials/verilog/projects |
| Lest_counter | Module | C:/Tutorial/examples/tutorials/verilog/projects |
| ⊕ sv_std | Library | \$MODEL_TECH//sv_std |
| · | Library | \$MODEL_TECH//vital2000 |
| · | Library | \$MODEL_TECH//ieee |
| | Library | \$MODEL_TECH//modelsim_lib |
| hts Milian | Lihraru | \$MODEL_TECH/_/std |
| <u> </u> | | > |
| Design Unit(s) | | Resolution |
| work.test_counter | | ps 💌 |
| Optimization | | |
| | | Ostistastian Ostiana |
| Enable optimization | | Optimization Options |
| | | Save Cancel |

Figure 4-13. Simulation Configuration Dialog

- b. Type counter in the Simulation Configuration Name field.
- c. Select *HDL* from the **Place in Folder** drop-down.
- d. Click the '+' icon next to the *work* library and select *test_counter*.
- e. Click the **Resolution** drop-down and select *ps*.
- f. Uncheck the Enable optimization selection box.
- g. For Verilog, click the Verilog tab and check Enable hazard checking (-hazards).
- h. Click Save.

The Project window now shows a Simulation Configuration named *counter* in the HDL folder (Figure 4-14).

| □ □ Folder □ HDL Folder □ It counter.v ✓ Verilog 1 10/15/08 09:58:50 PM □ It counter.v ✓ Verilog 0 10/15/08 09:58:50 PM □ It counter.v ✓ It counter.v ✓ Verilog It counter Simulation | Name | Status | Туре | Order | Modified | |
|---|------------------|--------|------------|-------|----------------------|--|
| Icounter.v Verilog 1 10/15/08 09:58:50 PM counter.v Verilog 0 10/15/08 09:58:50 PM | 🖃 🧰 Design Files | | Folder | | | |
| Counter.v Verilog 0 10/15/08 09:58:50 PM | | | Folder | | | |
| | tcounter.v | | Verilog | 1 | 10/15/08 09:58:50 PM | |
| | | | Verilog | 0 | 10/15/08 09:58:50 PM | |
| | | - | Simulation | | | |
| | | | | | | |

Figure 4-14. A Simulation Configuration in the Project window

- 2. Load the Simulation Configuration.
 - a. Double-click the *counter* Simulation Configuration in the Project window.

In the Transcript window of the Main window, the **vsim** (the ModelSim simulator) invocation shows the **-hazards** and **-t ps** switches (Figure 4-15). These are the command-line equivalents of the options you specified in the Simulate dialog.

Figure 4-15. Transcript Shows Options for Simulation Configurations

| Vsim -hazards -t ps -novopt work # vsim -hazards -t ps -novopt work | | | |
|--|-----------------------------|-------------------|---|
| # Loading work.test_counter # Loading work.counter VSIM 5> | Command Line Switches | | ~ |
| Project : test Now: 0 ps Delta: | 0 | sim:/test_counter | ₹ |

Lesson Wrap-Up

This concludes this lesson. Before continuing you need to end the current simulation and close the current project.

- 1. Select **Simulate > End Simulation**. Click Yes.
- 2. In the Project window, right-click and select Close Project.

If you do not close the project, it will open automatically the next time you start ModelSim.

Introduction

In this lesson you will practice working with multiple libraries. You might have multiple libraries to organize your design, to access IP from a third-party source, or to share common parts between simulations.

You will start the lesson by creating a resource library that contains the *counter* design unit. Next, you will create a project and compile the test bench into it. Finally, you will link to the library containing the counter and then run the simulation.

Design Files for this Lesson

The sample design for this lesson is a simple 8-bit, binary up-counter with an associated test bench. The pathnames are as follows:

Verilog – *<install_dir>/examples/tutorials/verilog/libraries/counter.v* and t*counter.v*

VHDL - <install_dir>/examples/tutorials/vhdl/libraries/counter.vhd and tcounter.vhd

This lesson uses the Verilog files *tcounter.v* and *counter.v* in the examples. If you have a VHDL license, use *tcounter.vhd* and *counter.vhd* instead.

Related Reading

User's Manual Chapter: Design Libraries.

Creating the Resource Library

Before creating the resource library, make sure the *modelsim.ini* in your install directory is "Read Only." This will prevent permanent mapping of resource libraries to the master *modelsim.ini* file. See Permanently Mapping VHDL Resource Libraries.

1. Create a directory for the resource library.

Create a new directory called *resource_library*. Copy *counter.v* from <*install_dir>/examples/tutorials/verilog/libraries* to the new directory.

2. Create a directory for the test bench.

Create a new directory called *testbench* that will hold the test bench and project files. Copy *tcounter.v* from *<install_dir>/examples/tutorials/verilog/libraries* to the new directory.

You are creating two directories in this lesson to mimic the situation where you receive a resource library from a third-party. As noted earlier, we will link to the resource library in the first directory later in the lesson.

3. Start ModelSim and change to the *resource_library* directory.

If you just finished the previous lesson, ModelSim should already be running. If not, start ModelSim.

a. Type vsim at a UNIX shell prompt or use the ModelSim icon in Windows.

If the Welcome to ModelSim dialog appears, click Close.

- b. Select **File > Change Directory** and change to the *resource_library* directory you created in step 1.
- 4. Create the resource library.
 - a. Select **File > New > Library**.
 - b. Type **parts_lib** in the Library Name field (Figure 5-1).

Figure 5-1. Creating New Resource Library

| Create a New Library | × | | | |
|---|----|--|--|--|
| Create | | | | |
| a new library and a logical mapping to it | | | | |
| C a map to an existing library | | | | |
| Library Name: | | | | |
| parts_li t | | | | |
| Library Physical Name: | - | | | |
| pp===== | - | | | |
| OK Cano | el | | | |

The Library Physical Name field is filled out automatically.

Once you click OK, ModelSim creates a directory for the library, lists it in the Library window, and modifies the *modelsim.ini* file to record this new library for the future.

5. Compile the counter into the resource library.

- a. Click the Compile icon on the Main window toolbar.
- b. Select the *parts_lib* library from the Library list (Figure 5-2).

| | July |
|--|---------|
| Compile Source Files | ? × |
| Library: parts_lib | |
| ib parts_lib counter.v | |
| | |
| File name: counter.v | Compile |
| Files of type: HDL Files (*.v;*.vl;*.vhd;*.vhd;*.vhd;*.vho;*.hdl;*.v | Done |
| Compile selected files together Default Options | Source |

Figure 5-2. Compiling into the Resource Library

- c. Double-click *counter.v* to compile it.
- d. Click Done.

You now have a resource library containing a compiled version of the *counter* design unit.

- 6. Change to the *testbench* directory.
 - a. Select **File > Change Directory** and change to the *testbench* directory you created in step 2.

Creating the Project

Now you will create a project that contains *tcounter*.*v*, the counter's test bench.

- 1. Create the project.
 - a. Select **File > New > Project**.
 - b. Type **counter** in the Project Name field.
 - c. Do not change the Project Location field or the Default Library Name field. (The default library name is *work*.)

- d. Make sure "Copy Library Mappings" is selected. The default *modelsim.ini* file will be used.
- e. Click OK.
- 2. Add the test bench to the project.
 - a. Click Add Existing File in the Add items to the Project dialog.
 - b. Click the **Browse** button and select *tcounter*.*v* in the "Select files to add to project" dialog.
 - c. Click Open.
 - d. Click OK.
 - e. Click Close to dismiss the "Add items to the Project" dialog.

The *tcounter*.*v* file is listed in the Project window.

- 3. Compile the test bench.
 - a. Right-click *tcounter.v* and select **Compile > Compile Selected**.

Linking to the Resource Library

To wrap up this part of the lesson, you will link to the *parts_lib* library you created earlier. But first, try optimizing the test bench without the link and see what happens.

ModelSim responds differently for Verilog and VHDL in this situation.

Verilog

Optimize the Verilog Design for Debug Visibility

- 1. Use the vopt +acc command to optimize with full debug visibility into all design units.
 - a. Enter the following command at the QuestaSim> prompt in the Transcript window:

vopt +acc test_counter -o testcounter_opt

The +acc switch for the vopt command provides visibility into the design for debugging purposes.

The -o switch allows you designate the name of the optimized design (testcounter_opt). You must provide an optimized design name with vopt.

The Main window Transcript reports an error loading the design because the *counter* module is not defined.

b. Type **quit -sim** to quit the simulation.

The process for linking to a resource library differs between Verilog and VHDL. If you are using Verilog, follow the steps in Linking to a Resource Library. If you are using VHDL, follow the steps in Permanently Mapping VHDL Resource Libraries one page later.

VHDL

Optimize the VHDL Design for Debug Visibility

- 1. Use the vopt +acc command to optimize with full debug visibility into all design units.
 - a. Enter the following command at the QuestaSim> prompt in the Transcript window:


vopt +acc test_counter -o testcounter_opt

The +acc switch for the vopt command provides visibility into the design for debugging purposes.

The -o switch allows you designate the name of the optimized design (testcounter_opt). You must provide an optimized design name with vopt.

The Main window Transcript reports a warning (Figure 5-3). When you see a message that contains text like "Warning: (vsim-3473)", you can view more detail by using the **verror** command.

Figure 5-3. VHDL Simulation Warning Reported in Main Window



b. Type verror 3473 at the VSIM> prompt.

The expanded error message tells you that a component ('dut' in this case) has not been explicitly bound and no default binding can be found.

c. Type quit -sim to quit the simulation.

Linking to a Resource Library

Linking to a resource library requires that you specify a "search library" when you invoke the simulator.

- 1. Specify a search library during simulation.
 - a. Click the Simulate icon on the Main window toolbar.
 - b. Click the '+' icon next to the *work* library and select *test counter*.
 - c. Uncheck the Enable optimization selection box.
 - d. Click the Libraries tab.
 - e. Click the Add button next to the Search Libraries field and browse to *parts_lib* in the *resource_library* directory you created earlier in the lesson.
 - f. Click OK.

The dialog should have *parts_lib* listed in the Search Libraries field (Figure 5-4).

g. Click OK.

The design loads without errors.

Figure 5-4. Specifying a Search Library in the Simulate Dialog

| Start Simulation | × |
|---|---------------|
| Design VHDL Verilog Libraries SDF Others | ** |
| Search Libraries (-L) C:/modeltech/examples/resource_library/parts_lib | Add Modify |
| Search Libraries First (-Lf) | Add Modify |
| | OK Cancel |

Permanently Mapping VHDL Resource Libraries

If you reference particular VHDL resource libraries in every VHDL project or simulation, you may want to permanently map the libraries. Doing this requires that you edit the master

modelsim.ini file in the installation directory. Though you won't actually practice it in this tutorial, here are the steps for editing the file:

- 1. Locate the *modelsim.ini* file in the ModelSim installation directory (*<install_dir>/modeltech/modelsim.ini*).
- 2. IMPORTANT Make a backup copy of the file.
- 3. Change the file attributes of *modelsim.ini* so it is no longer "read-only."
- 4. Open the file and enter your library mappings in the [Library] section. For example:

parts_lib = C:/libraries/parts_lib

- 5. Save the file.
- 6. Change the file attributes so the file is "read-only" again.

Lesson Wrap-Up

This concludes this lesson. Before continuing we need to end the current simulation and close the project.

- 1. Select **Simulate > End Simulation**. Click Yes.
- 2. Select the Project window to make it active.
- 3. Select **File > Close**. Click **OK**.

Introduction

ModelSim treats SystemC as just another design language. With only a few exceptions in the current release, you can simulate and debug your SystemC designs the same way you do HDL designs.



Note.

The functionality described in this lesson requires a systemc license feature in your ModelSim license file. Please contact your Mentor Graphics sales representative if you currently do not have such a feature.

Design Files for this Lesson

There are two sample designs for this lesson. The first is a very basic design, called "basic", containing only SystemC code. The second design is a ring buffer where the test bench and top-level chip are implemented in SystemC and the lower-level modules are written in HDL.

The pathnames to the files are as follows:

SystemC – <*install_dir*>/*examples*/*systemc*/*sc_basic*

SystemC/Verilog – <*install_dir*>/*examples*/*systemc*/*sc_vlog*

SystemC/VHDL – <*install_dir*>/*examples/systemc/sc_vhdl*

This lesson uses the SystemC/Verilog version of the ringbuf design in the examples. If you have a VHDL license, use the VHDL version instead. There is also a mixed version of the design, but the instructions here do not account for the slight differences in that version.

Related Reading

User's Manual Chapters: SystemC Simulation, Mixed-Language Simulation, and C Debug.

Reference Manual command: sccom.

Setting up the Environment

SystemC is a licensed feature. You need the *systemc* license feature in your ModelSim license file to simulate SystemC designs. Please contact your Mentor Graphics sales representatives if you currently do not have such a feature.

The table below shows the supported operating systems for SystemC and the corresponding required versions of a C compiler.

| Platform | Supported compiler versions |
|---|--|
| Intel and AMD x86-based architectures (32- and 64-bit) SUSE Linux Enterprise Server 9.0, 9.1, 10 Red Hat Enterprise Linux 3, 4, 5 | gcc 4.0.2, gcc 4.1.2 VCO is linux (32-bit binary) VCO is linux_x86_64 (64-bit binary) |
| Solaris 8, 9, and 10 | gcc 4.1.2 |
| Solaris 10 on x86 | gcc 4.1.2 |
| Windows XP, and Vista | Minimalist GNU for Windows (MinGW) gcc 4.2.1 |

Table 6-1. Supported Operating Systems for SystemC

See SystemC simulation in the ModelSim User's Manual for further details.

Preparing an OSCI SystemC design

For an OpenSystemC Initiative (OSCI) compliant SystemC design to run on ModelSim, you must first:

- Replace **sc_main**() with an SC_MODULE, potentially adding a process to contain any test bench code.
- Replace **sc_start**() by using the **run** command in the GUI.
- Remove calls to **sc_initialize**().
- Export the top level SystemC design unit(s) using the SC_MODULE_EXPORT macro.

In order to maintain portability between OSCI and ModelSim simulations, we recommend that you preserve the original code by using #ifdef to add the ModelSim-specific information. When the design is analyzed, sccom recognizes the MTI_SYSTEMC preprocessing directive and handles the code appropriately.

For more information on these modifications, refer to Modifying SystemC Source Code in the User's Manual.

1. Create a new directory and copy the tutorial files into it.

Start by creating a new directory for this exercise (in case other users will be working with these lessons). Create the directory, then copy all files from <*install_dir>/examples/systemc/sc_basic* into the new directory.

2. Start ModelSim and change to the exercise directory.

If you just finished the previous lesson, ModelSim should already be running. If not, start ModelSim.

a. Type vsim at a UNIX shell prompt or use the ModelSim icon in Windows.

If the Welcome to ModelSim dialog appears, click Close.

- b. Select **File > Change Directory** and change to the directory you created in step 1.
- 3. Use a text editor to view and edit the *basic_orig.cpp* file. To use ModelSim's editor, from the Main Menu select **File > Open**. Change the files of type to C/C++ files then double-click *basic_orig.cpp*.
 - a. If you are using ModelSim's editor, right-click in the source code view of the *basic_orig.cpp* file and uncheck the Read Only option in the popup menu.
 - b. Using the **#ifdef MTI_SYSTEMC** preprocessor directive, add the **SC_MODULE_EXPORT(top);** to the design as shown in Figure 6-1.
 - c. Save the file as *basic.cpp*.




Figure 6-1. The SystemC File After Modifications.

A correctly modified copy of the *basic.cpp* is also available in the *sc_basic/gold* directory.

- 1. Edit the *basic_orig.h* header file as shown in Figure 6-2.
 - a. If you are using ModelSim's editor, right-click in the source code view of the *basic_orig.h* file and uncheck the Read Only option in the popup menu.
 - b. Add a ModelSim specific SC_MODULE (top) as shown in lines 52 through 65 of Figure 6-2.

The declarations that were in sc_main are placed here in the header file, in SC_MODULE (top). This creates a top level module above *mod_a*, which allows the tool's automatic name binding feature to properly associate the primitive channels with their names.

```
and the second second
              SC_CTOR( mod_a )
44
45
              Ł
46
                    SC METHOD( main action method );
                    SC THREAD( main action thread );
47
48
                    SC CTHREAD( main action cthread, clk.pos() );
49
              }
50
         };
51
         #ifdef MTI SYSTEMC
52
         SC MODULE (top)
53
54
                                                                         Add this
55
              sc clock clk;
56
                                                                         preprocessor
              mod a a;
                                                                         directive
57
58
              SC CTOR(top)
                    : clk("clk", 200, 0.5, 0.0, false),
59
60
                       a("a")
61
              ł
62
                    a.clk( clk );
63
              3
64
         };
65
         #endif
```

Figure 6-2. Editing the SystemC Header File.

c. Save the file as *basic.h*.

A correctly modified copy of the *basic.h* is also available in the *sc_basic/gold* directory.

You have now made all the edits that are required for preparing the design for compilation.

Compiling a SystemC-only Design

With the edits complete, you are ready to compile the design. Designs that contain only SystemC code are compiled with sccom.

- 1. Set the working library.
 - a. Type **vlib work** in the ModelSim Transcript window to create the working library.
- 2. Compile and link all SystemC files.
 - a. Type $\textbf{sccom -g}\ \textbf{basic.cpp}$ at the ModelSim> prompt.

The **-g** argument compiles the design for debug.

b. Type **sccom -link** at the ModelSim> prompt to perform the final link on the SystemC objects.

You have successfully compiled and linked the design. The successful compilation verifies that all the necessary file modifications have been entered correctly.

In the next exercise you will compile and load a design that includes both SystemC and HDL code.

Mixed SystemC and HDL Example

In this next example, you have a SystemC test bench that instantiates an HDL module. In order for the SystemC test bench to interface properly with the HDL module, you must create a stub module, a foreign module declaration. You will use the scgenmod utility to create the foreign module declaration. Finally, you will link the created C object files using sccom -link.

1. Create a new exercise directory and copy the tutorial files into it.

Start by creating a new directory for this exercise (in case other users will be working with these lessons). Create the directory, then copy all files from <*install_dir>/examples/systemc/sc_vlog* into the new directory.

If you have a VHDL license, copy the files in *<install_dir>/examples/systemc/sc_vhdl* instead.

2. Start ModelSim and change to the exercise directory.

If you just finished the previous lesson, ModelSim should already be running. If not, start ModelSim.

a. Type **vsim** at a command shell prompt.

If the Welcome to ModelSim dialog appears, click Close.

- b. Select **File > Change Directory** and change to the directory you created in step 1.
- 3. Set the working library.
 - a. Type **vlib work** in the ModelSim Transcript window to create the working library.
- 4. Compile the design.
 - a. Verilog:

Type **vlog *.v** in the ModelSim Transcript window to compile all Verilog source files.

VHDL:

Type **vcom -93 *.vhd** in the ModelSim Transcript window to compile all VHDL source files.

5. Create the foreign module declaration (SystemC stub) for the Verilog module ringbuf.

a. Verilog:

Type **scgenmod -map "scalar=bool" ringbuf > ringbuf.h** at the ModelSim> prompt.

The **-map "scalar=bool"** argument is used to generate boolean scalar port types inside the foreign module declaration. See scgenmod for more information.

VHDL:

Type **scgenmod ringbuf > ringbuf.h** at the ModelSim> prompt.

The output is redirected to the file *ringbuf.h* (Figure 6-3).

Figure 6-3. The ringbuf.h File.

```
1
    #ifndef SCGENMOD ringbuf
 2
    #define SCGENMOD ringbuf
 3
 4
    #include "systemc.h"
 5
 6
    class ringbuf : public sc foreign module
 7
 8
    public:
 9
       sc in<bool> clock;
10
        sc in<bool> reset;
11
       sc in<bool> txda;
12
       sc out<bool> rxda;
13
        sc out<bool> txc;
14
        sc out<bool> outstrobe;
15
16
17
        ringbuf(sc module name nm, const char* hdl name,
18
           int num generics, const char** generic list)
19
         : sc foreign module(nm),
20
           clock("clock"),
21
           reset("reset"),
22
           txda("txda"),
23
           rxda("rxda"),
           txc("txc"),
24
25
           outstrobe("outstrobe")
26
        {
27
            elaborate foreign module (hdl_name, num generics, generic list);
28
        }
29
        ~ringbuf()
30
        {}
31
32
    };
33
34
    #endif
35
```

The *test_ringbuf.h* file is included in *test_ringbuf.cpp*, as shown in Figure 6-4.

Figure 6-4. The test_ringbuf.cpp File

```
8
9 // test_ringbuf.cpp
10
11 #include "test_ringbuf.h"
12 #include <iostream>
13
14
15 SC_MODULE_EXPORT(test_ringbuf);
16
```

- 6. Compile and link all SystemC files, including the generated *ringbuf.h*.
 - a. Type **sccom -g test_ringbuf.cpp** at the ModelSim> prompt.

The *test_ringbuf.cpp* file contains an include statement for *test_ringbuf.h* and a required SC_MODULE_EXPORT(top) statement, which informs ModelSim that the top-level module is SystemC.

- b. Type **sccom -link** at the ModelSim> prompt to perform the final link on the SystemC objects.
- 7. Optimize the design with full debug visibility.
 - a. Enter the following command at the ModelSim> prompt:

vopt +acc test_ringbuf -o test_ringbuf_opt

The **+acc** switch for the **vopt** command provides full visibility into the design for debugging purposes.

The **-o** switch designates the name of the optimized design (test_ringbuf_opt). You must provide an optimized design name with vopt.

- 8. Load the design.
 - a. Load the design using the optimized design name.

vsim test_ringbuf_opt

9. Make sure the Objects window is open and the Processes window is open in "Active" mode, as shown in Figure 6-5. To open or close these windows, use the **View** menu.

| sim | | | = ± ₫ × | Objects | :===================================== |
|-----------------------------|---------------|-------------------|---------------------|----------------------|--|
| ▼ Instance | Design unit | Design unit type | Visibility | ₹ Name | Value 📩 |
| 🖃 📕 test_ringbuf | test_ringbuf | ScModule | +acc= <full></full> | I counter | 0 🗕 |
| 🕁 🗾 dock | sc_core::s | ScHierChannel | +acc= <full></full> | 🔷 reset_deactivation | n INACTIVE |
| 🕂 - 🗾 ring_INST | ringbuf(fast) | Module | +acc= <full></full> | I reset | false 🚽 |
| — eset_generator | test_ringbuf | ScMethod | | • | • |
| - generate_data | test_ringbuf | ScMethod | | | |
| — compare_data | test_ringbuf | ScMethod | | Processes (Active) | |
| — print_error | test_ringbuf | ScMethod | | * Name | Type (filtered) |
| └─@ print_restore | test_ringbuf | ScMethod | | | |
| | | | | | |
| | | | | | |
| Library 🛺 sim | | | <u>× /</u> | | F |
| Transcript | | | | | H & × |
| # Loading work.control(fast | t) | | | | A |
| # Loading work.store(fast) | | | | | |
| # Loading work.retrieve(fas | st) | | | | |
| VSIM 8> | | | | | |
| | | | | | <u> </u> |
| Now: 0 ns Delta: 0 | | sim:/test_ringbuf | | | 1. |

Figure 6-5. The test_ringbuf Design

Viewing SystemC Objects in the GUI

SystemC objects are denoted in the ModelSim GUI with a green 'S' in the Library window and a green square, circle, or diamond icon elsewhere.

- 1. View objects in the Library window.
 - a. Click on the Library tab and expand the work library.

SystemC objects have a green 'S' next to their names (Figure 6-6).

| Library 🚍 | | | |
|---------------|--------------|--------------------------|---|
| ▼ Name | | Туре | Path 🧳 |
| ⊡- ∭ w | ork | Library | C:/tutorials/systemc/sc_vlog/work |
| I Ĥ m | _opt | Optimized | |
| -M | control | Module | C:\tutorials\systemc\sc_vlog/control.v |
| — M | retrieve | Module | C:\tutorials\systemc\sc_vlog/retrieve.v |
| — M | ringbuf | Module | C:\tutorials\systemc\sc_vlog/ringbuf.v |
| -M | store | Module | C:\tutorials\systemc\sc_vlog/store.v |
| -S | test_ringbuf | ScModule | |
| | oatfixlib | Library | \$MODEL_TECH//floatfixlib |
| | | ۰ ۱٬۹۵٬۹ ۶۱/۰٬۰۰۰ | -the states and the states and the |

Figure 6-6. SystemC Objects in the work Library

- 2. Observe window linkages.
 - a. Click on the sim tab (Structure window) to make it active.
 - b. Select the *clock* instance in the Structure window (Figure 6-7).

The Objects window updates to show the associated SystemC or HDL objects.

Figure 6-7. SystemC Objects in Structure (sim) and Objects Windows

| sim | | # # X | Objects | | =;;;;;;== |
|--|---------------|-------------------|--|-----------------|--------------|
| ▼ Instance | Design unit | Design unit type | ▼ Name Va | alue | Kind 🏼 🍝 |
| □-j test_ringbuf | test_ringbuf | ScModule · | 🔷 🧇 m_mti_negedg {[2 | 2812E38] n/a} 5 | ScVariable |
| 🛓 📕 dock | sc_core::s | ScHierChannel · | 🔷 🔷 m_mti_posedge{[2 | 27C83C8] n/a} 5 | ScVariable - |
| 🛓 🗾 ring_INST | ringbuf(fast) | Module · | 🔷 🔷 m_mti_turn_off fal: | lse S | ScVariable |
| — eset_generator | test_ringbuf | ScMethod | 🔷 🔷 m_mti_turn_off fal: | lse S | ScVariable |
| generate_data | test_ringbuf | ScMethod | 4 | | 6 |
| compare_data | test_ringbuf | ScMethod | | | |
| print_error | test_ringbuf | ScMethod | Processes (Active) | | |
| print_restore | test_ringbuf | ScMethod | ▼ Name | Type (filtered) | State |
| | | | | | |
| -11 | | | | | |
| | | | | | |
| Library 😺 sim | ~~ <i>~</i> ~ | | | | |
| and the second of the second s | | Second and Marcal | and a second | and the party | |

- 3. Add objects to the Wave window.
 - a. In the Structure window, right-click *test_ringbuf* and select Add > To Wave > All items in region.

Setting Breakpoints and Stepping in the Source Window

As with HDL files, you can set breakpoints and step through SystemC files in the Source window. In the case of SystemC, ModelSim uses C Debug, an interface to the open-source **gdb** debugger. Refer to the C Debug chapter in the User's Manual for complete details.

- 1. Before we set a breakpoint, we must disable the Auto Lib Step Out feature, which is on by default. With Auto Lib Step Out, if you try to step into a standard C++ or SystemC header file (*<install_dir>/include/systemc*), ModelSim will automatically do a step-out.
 - a. Select **Tools > C Debug > Allow lib step** from the Main menus.
- 2. Set a breakpoint.
 - a. Double-click *test_ringbuf* in the Structure window to open the source file.
 - b. In the Source window:

Verilog: scroll to the area around line 150 of *test_ringbuf.h*.

VHDL: scroll to the area around line 155 of *test_ringbuf.h*.

c. Click in the line number column next to the red line number of the line containing (shown in Figure 6-8):

```
Verilog:bool var_dataerror_newval = actual.read()...
```

```
VHDL:sc_logic var_dataerror_newval = acutal.read ...
```

```
Note.
```

ModelSim recognizes that the file contains SystemC code and automatically launches C Debug. There will be a slight delay while C Debug opens before the breakpoint appears.

Once the debugger is running, ModelSim places a solid red ball next to the line number (Figure 6-8).

Figure 6-8. Active Breakpoint in a SystemC File

| C C:/tutori | als/systemc/sc_vlog/test_ringbuf.h 💳 🔛 🖬 🗙 |
|-------------|---|
| Ln# | |
| 147 | // On every negedge of the clock, compare actual and expected da |
| 148 | 1/ |
| 149 | <pre>inline void test ringbuf::compare data()</pre> |
| 150 | { |
| 1510 | <pre>bool var_dataerror_newval = actual.read() ^ !expected.read()</pre> |
| 152 | <pre>dataerror.write(var_dataerror_newval);</pre> |
| 153 | |
| 154 | <pre>if (reset.read() == 0)</pre> |
| 155 | { |
| 156 | <pre>storage.write(0);</pre> |
| 157 | expected.write(0); |
| | |
| | |
| 📰 Wave | C] test_ringbuf.h |

- 3. Run and step through the code.
 - a. Type **run 500** at the VSIM> prompt.

When the simulation hits the breakpoint it stops running, highlights the line with a blue arrow in the Source window (Figure 6-9), and issues a message like this in the Transcript:

```
# C breakpoint c.1
# test_ringbuf::compare_data (this=0x27c4d08) at test_ringbuf.h:151
```


| C C:/tutoria | ls/systemc/sc_vlog/test_ringbuf.h 🔚 🖬 | × |
|--------------|---|-----|
| Ln# | | |
| 147 | // On every negedge of the clock, compare actual and expected da | |
| 148 | // | |
| 149 | <pre>inline void test_ringbuf::compare_data()</pre> | |
| 150 | { | |
| 151🖨 | <pre>bool var_dataerror_newval = actual.read() ^ !expected.read()</pre> | |
| 152 | <pre>dataerror.write(var_dataerror_newval);</pre> | |
| 153 | | |
| 154 | <pre>if (reset.read() == 0)</pre> | |
| 155 | { | |
| 156 | <pre>storage.write(0);</pre> | |
| 157 | <pre>expected.write(0);</pre> | Ţ |
| 150 | | |
| Wave | C test_ringbuf.h | « » |

Figure 6-9. Simulation Stopped at Breakpoint

b. Click the Step icon on the toolbar.

{+}

This steps the simulation to the next statement. Because the next statement is a function call, ModelSim steps into the function, which is in a separate file — $sc_signal.h$ (Figure 6-10).



```
C:/questasim_6.5beta1/include/systemc/sc_signal.h 🗧
                                                                              + 🖬 🗙
   Ln#
  440 📥
               { return m cur val; }
  441
  442
              // get a reference to the current value (for tracing)
              virtual const bool& get_data_ref() const
  443
  444
                   { sc_deprecated_get_data_ref(); return m_cur_val; }
  445
  446
  447
              // was there a value changed event?
  448
              virtual bool event() const
  449
                   { return simcontext()->event occurred(m delta + 1); }
  450
          -4
Wave
         C test_ringbuf.h
                      C] sc_signal.h
```

c. Click the Continue Run icon in the toolbar.

Examining SystemC Objects and Variables

To examine the value of a SystemC object or variable, you can use the **examine** command or view the value in the Objects window.

- 1. View the value and type of an sc_signal.
 - a. Enter the **show** command at the **CDBG** > prompt to display a list of all design objects, including their types, in the Transcript.

In this list, you'll see that the type for *dataerror* is "boolean" (sc_logic for VHDL) and *counter* is "int" (Figure 6-11).




Figure 6-11. Output of show Command

b. Enter the **examine dataerror** command at the CDBG > prompt.

The value returned is "true".

2. View the value of a SystemC variable.

a. Enter the **examine counter** command at the CDBG > prompt to view the value of this variable.

The value returned is "-1".

Removing a Breakpoint

- 1. Return to the Source window for test_ringbuf.h and right-click the red ball in the line number column. Select **Remove Breakpoint** from the popup menu.
- 2. Click the Continue Run button again.

The simulation runs for 500 ns and waves are drawn in the Wave window (Figure 6-12).

If you are using the VHDL version, you might see warnings in the Main window transcript. These warnings are related to VHDL value conversion routines and can be ignored.




Figure 6-12. SystemC Primitive Channels in the Wave Window

Lesson Wrap-up

This concludes the lesson. Before continuing we need to quit the C debugger and end the current simulation.

1. Select Tools > C Debug > Quit C Debug.

2. Select **Simulate > End Simulation**. Click **Yes** when prompted to confirm that you wish to quit simulating.

Introduction

The Wave window allows you to view the results of your simulation as HDL waveforms and their values. The Wave window is divided into a number of panes (Figure 7-1). You can resize the pathnames pane, the values pane, and the waveform pane by clicking and dragging the bar between any two panes.




Figure 7-1. Panes of the Wave Window

cursor pane

Related Reading

User's Manual sections: Wave Window and Recording Simulation Results With Datasets

Loading a Design

For the examples in this lesson, we will use the design simulated in Basic Simulation.

- 1. If you just finished the previous lesson, ModelSim should already be running. If not, start ModelSim.
 - a. Type vsim at a UNIX shell prompt or use the ModelSim icon in Windows.

If the Welcome to ModelSim dialog appears, click Close.

- 2. Load the design.
 - a. Select **File > Change Directory** and open the directory you created in the "Basic Simulation" lesson.

The work library should already exist.

b. Use the optimized design name to load the design with vsim.

vsim testcounter_opt

ModelSim loads the design and opens a Structure (sim) window.

Add Objects to the Wave Window

ModelSim offers several methods for adding objects to the Wave window. In this exercise, you will try different methods.

- 1. Add objects from the Objects window.
 - a. Open an Objects window by selecting **View > Objects**.
 - b. Select an item in the Objects window, right-click, and then select Add > To Wave > Signals in Region.

ModelSim opens a Wave window and displays signals in the region.

2. Undock the Wave window.

By default ModelSim opens the Wave window in the right side of the Main window. You can change the default via the Preferences dialog (**Tools** > **Edit Preferences**). Refer to the **Simulator GUI Preferences** section in the User's Manual for more information.

a. Click the undock icon on the Wave window.



The Wave window becomes a standalone, un-docked window. Resize the window as needed.

3. Add objects using drag-and-drop.

You can drag an object to the Wave window from many other windows (e.g., Structure, Objects, and Locals).

- a. In the Wave window, select **Edit > Select All** and then **Edit > Delete**.
- b. Drag an instance from the Structure (sim) window to the Wave window.

ModelSim adds the objects for that instance to the Wave window.

- c. Drag a signal from the Objects window to the Wave window.
- d. In the Wave window, select **Edit > Select All** and then **Edit > Delete**.
- 4. Add objects using a command.
 - a. Type **add wave *** at the VSIM> prompt.

ModelSim adds all objects from the current region.

b. Run the simulation for awhile so you can see waveforms.

Zooming the Waveform Display

There are numerous methods for zooming the Waveform display.

- 1. Zoom the display using various techniques.
 - a. Click the Zoom Mode icon on the Wave window toolbar.



b. In the waveform display, click and drag down and to the right.

You should see blue vertical lines and numbers defining an area to zoom in (Figure 7-2).




Figure 7-2. Zooming in with the Mouse Pointer

c. Select View > Zoom > Zoom Last.

The waveform display restores the previous display range.

d. Click the Zoom In icon a few times.



e. In the waveform display, click and drag up and to the right.

You should see a blue line and numbers defining an area to zoom out.

f. Select View > Zoom > Zoom Full.

Using Cursors in the Wave Window

Cursors mark simulation time in the Wave window. When ModelSim first draws the Wave window, it places one cursor at time zero. Clicking anywhere in the waveform display brings that cursor to the mouse location.

You can also:

- add additional cursors;
- name, lock, and delete cursors;
- use cursors to measure time intervals; and
- use cursors to find transitions.

First, dock the Wave window in the Main window by clicking the dock icon.



Working with a Single Cursor

1. Position the cursor by clicking and dragging.

ŧ

- a. Click the Select Mode icon on the Wave window toolbar.
- b. Click anywhere in the waveform pane.

A cursor is inserted at the time where you clicked (Figure 7-3).

| Wave : | | ····· + a × |
|---------------------|---------------------|------------------|
| Messages | | |
| | 1 0 000 10000 | |
| Arr Now | 400 ns | ns 200 ns 400 ns |
| 🗟 🌽 🤤 Cursor 1 | 319 ns | 319 ns |
| | | |

Figure 7-3. Working with a Single Cursor in the Wave Window

c. Drag the cursor and observe the value pane.

The signal values change as you move the cursor. This is perhaps the easiest way to examine the value of a signal at a particular time.

d. In the waveform pane, drag the cursor to the right of a transition with the mouse positioned over a waveform.

The cursor "snaps" to the nearest transition to the left. Cursors "snap" to a waveform edge if you click or drag a cursor to within ten pixels of a waveform edge. You can set the snap distance in the Window Preferences dialog (select **Tools > Window Preferences**).

e. In the cursor pane, drag the cursor to the right of a transition (Figure 7-3).

The cursor doesn't snap to a transition if you drag in the cursor pane.

- 2. Rename the cursor.
 - a. Right-click "Cursor 1" in the cursor pane, and select and delete the text.
 - b. Type **A** and press Enter.

The cursor name changes to "A" (Figure 7-4).

| Wave 🦾 | | |
|--|--------------------|------------------|
| Messages | | |
| /test_counter/dk /test_counter/reset /test_counter/count | 0 0 00001100 | |
| 🛎 📰 💿 👘 Now | 400 ns | ns 200 ns 400 ns |
| 🔒 🎸 🤤 🖌 🔒 | 243 ns | 243 ns |
| | | |

Figure 7-4. Renaming a Cursor

- 3. Jump the cursor to the next or previous transition.
 - a. Click signal *count* in the pathname pane.
 - b. Click the Find Next Transition icon on the Wave window toolbar.
 The cursor jumps to the next transition on the selected signal.
 - c. Click the Find Previous Transition icon on the Wave window toolbar.The cursor jumps to the previous transition on the selected signal.

Working with Multiple Cursors

- 1. Add a second cursor.
 - a. Click the Insert Cursor icon on the Wave window toolbar.
 - b. Right-click the name of the new cursor and delete the text.
 - c. Type **B** and press Enter.
 - d. Drag cursor *B* and watch the interval measurement change dynamically (Figure 7-5).





Figure 7-5. Interval Measurement Between Two Cursors

- 2. Lock cursor *B*.
 - a. Right-click the yellow box associated with cursor *B* (at 56 ns).
 - b. Select **Lock B** from the popup menu.

The cursor color changes to red and you can no longer drag the cursor (Figure 7-6).

Figure 7-6. A Locked Cursor in the Wave Window



- 3. Delete cursor *B*.
 - a. Right-click cursor *B* (the red box at 56 ns) and select **Delete B**.

Saving and Reusing the Window Format

If you close the Wave window, any configurations you made to the window (e.g., signals added, cursors set, etc.) are discarded. However, you can use the Save Format command to capture the current Wave window display and signal preferences to a *.do* file. You open the *.do* file later to recreate the Wave window as it appeared when the file was created.

Format files are design-specific; use them only with the design you were simulating when they were created.

- 1. Save a format file.
 - a. In the Wave window, select File > Save Format.
 - b. In the Pathname field of the Save Format dialog, leave the file name set to *wave.do* and click **OK**.
 - c. Close the Wave window.
- 2. Load a format file.
 - a. In the Main window, select **View > Wave**.
 - b. Undock the window.

All signals and cursor(s) that you had set are gone.

- c. In the Wave window, select **File > Load**.
- d. In the Open Format dialog, select *wave.do* and click **Open**.

ModelSim restores the window to its previous state.

e. Close the Wave window when you are finished by selecting **File > Close Window**.

Lesson Wrap-Up

This concludes this lesson. Before continuing we need to end the current simulation.

1. Select **Simulate > End Simulation**. Click Yes.

Chapter 8 Creating Stimulus With Waveform Editor

Introduction

The Waveform Editor creates stimulus for your design via interactive manipulation of waveforms. You can then run the simulation with these edited waveforms or export them to a stimulus file for later use.

In this lesson you will do the following:

- Load the *counter* design unit without a test bench
- Create waves via a wizard
- Edit waves interactively in the Wave window
- Export the waves to an HDL test bench and extended VCD file
- Run the simulation
- Re-simulate using the exported test bench and VCD file

Related Reading

User's Manual Sections: Generating Stimulus with Waveform Editor and Wave Window.

Load a Design Unit

For the examples in this lesson, we will use part of the design simulated in Basic Simulation.

Note.

You can also use the Waveform Editor prior to loading a design. Refer to the section Using Waveform Editor Prior to Loading a Design in the User Manual for more information.

- 1. If you just finished the previous lesson, ModelSim should already be running. If not, start ModelSim.
 - a. Type vsim at a UNIX shell prompt or use the ModelSim icon in Windows.

If the Welcome to ModelSim dialog appears, click Close.

- 2. Open a Wave window.
 - a. Select **View > Wave** from the Main window menus.

- 3. Load the optimized design unit.
 - a. Enter the following command at the ModelSim> prompt in the Transcript window.

vsim testcounter_opt

Create Graphical Stimulus with a Wizard

Waveform Editor includes a Create Pattern Wizard that walks you through the process of creating editable waveforms.

- 1. Use the Create Pattern Wizard to create a clock pattern.
 - a. In the Objects window, right click signal *clk* and select **Create Wave** (Figure 8-1).

Figure 8-1. Initiating the Create Pattern Wizard from the Objects Window

| Objects | | | » | i | + 🛃 |
|--------------------|--|----------|--------------|-------------|--|
| ₹ Name | Value | Kind | | Mode | \square |
| 💠 tpd_reset_t | . 3 | Paramete | er | Internal | <u>, </u> |
| 🔷 tpd_clk_to_c. | 2 | Paramete | er | Internal | - 27 |
| 🖅 🔶 count | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX | Packed A | rray | Out | |
| 🔷 dk 🛛 📩 | L i7 | Not | | In | |
| 🔶 reset | View Declarat | | | In | |
| | View Memory | Contents | | | |
| | Goto Driver | | | | |
| | Add | + | | | - 6 |
| | Сору | | | | |
| | Find | | | | |
| | Insert Breakp | oint | | | - 3 |
| | Toggle Cover | age 🕨 🕨 | | | |
| Processes (Active) | Force | | | | म छर् |
| ₹ Name | NoForce | | State | Parent Path | |
| | Clock | | | | - |
| | Change | | | | 1 |
| | Create Wave | | | | \rightarrow |
| ومحمد من حرب من | | | | | 8 |
| V | | ~ | and a second | | ~ |

This opens the Create Pattern Wizard dialog where you specify the type of pattern (Clock, Repeater, etc.) and a start and end time.

b. The default pattern is Clock, which is what we need, so click Next (Figure 8-2).

| 3* | | | | |
|--|--|---|----------------------------|-----------|
| Create Pattern Wizard | | | | × |
| Generate a waveform for any signal for the chosen pattern. The allowed patterns are: Constant Clock Random Repeater Counter Select the pattern in the right-hand frame. | Select Pattern Patterns Clock Constant Random Repeater Counter | Signal Name sim:/counte Start Time 0 | er/clk End Time 1000 | Time Unit |
| | | | < Previous Next > | Cancel |

Figure 8-2. Create Pattern Wizard

c. In the second dialog of the wizard, enter **1** for Initial Value. Leave everything else as is and click **Finish** (Figure 8-3).

Figure 8-3. Specifying Clock Pattern Attributes

| sim:/counter/clk <pattern :="" clock<="" th=""><th>o 🔀</th></pattern> | o 🔀 |
|---|--|
| Specify the Clock Pattern Attributes. | Clock Attributes Initial Value 1 Clock Period Time Unit 100 ns v Duty Cycle 50 |
| < Pre | evious Finish Cancel |

A generated waveform appears in the Wave window (Figure 8-4). Notice the small red dot on the waveform icon and the prefix "Edit:". These items denote an editable wave. (You may want to undock the Wave window.)


Figure 8-4. The clk Waveform

| Wave 🔤 | | |
|------------------|------|-------------------|
| Messages | | |
| Counter/dk | St1 | |
| A R O Now | 0 ns | ns 500 ns 1000 ns |
| 🗟 🌽 🤤 🛛 Cursor 1 | 0 ns | 0 ns |
| • | | |

- 2. Create a second wave using the wizard.
 - a. Right-click signal *reset* in the Objects window and select **Create Wave** from the popup menu.
 - b. Select **Constant** for the pattern type and click **Next**.
 - c. Enter **0** for the Value and click **Finish**.

A second generated waveform appears in the Wave window (Figure 8-5).

Figure 8-5. The *reset* Waveform



Edit Waveforms in the Wave Window

Waveform Editor gives you numerous commands for interactively editing waveforms (e.g., invert, mirror, stretch edge, cut, paste, etc.). You can access these commands via the menus, toolbar buttons, or via keyboard and mouse shortcuts. You will try out several commands in this part of the exercise.

- 1. Insert a pulse on signal reset.
 - a. Click the Edit Mode icon in the toolbar.
 - b. In the Wave window Pathnames column, click the *reset* signal so it is selected.
 - c. Click the Insert Pulse icon in the toolbar.

Or, in the Wave window, right-click on the *reset* signal waveform and select **Wave** Editor > Insert Pulse.

d. In the Edit Insert Pulse dialog, enter **100** in the Duration field and **100** in the Time field (Figure 8-6), and click OK.

Figure 8-6. Edit Insert Pulse Dialog Edit Insert Pulse Signal Name Image: Colspan="2">Edit:/counter/reset Duration Time Time Unit 100 Image: Colspan="2">Image: Colspan="2">Image: Colspan="2">Image: Colspan="2">Image: Colspan="2">Image: Colspan="2">Image: Colspan="2">Image: Colspan="2">Image: Colspan="2" Signal Name Image: Colspan="2">Image: Colspan="2" Duration Time Time Unit Image: Colspan="2">Image: Colspan="2">Image: Colspan="2">Image: Colspan="2">Image: Colspan="2">Image: Colspan="2" Image: Colspan="2" Image: Colspan="2" Image: Colspan="2" Image: Colspan="2" Image: Colspan="2">Image: Colspan="2" Image: Colspan="2" </t

Signal *reset* now goes high from 100 ns to 200 ns (Figure 8-7).

| Wave 🦳 | | 5/////8 | |
|--------------------|------|-------------|--------|
| Messages | | | |
| h Edit:/counter/dk | St1 | | |
| Counter/rese | St0 | | _ |
| | | | |
| Now Now | 0 ns | 15 500 ns 1 | 000 ns |
| 🔓 🌽 🤤 🛛 Cursor 1 | 0 ns | 0 ns | |
| Γ | | | |

Figure 8-7. Signal reset with an Inserted Pulse

- 2. Stretch an edge on signal *clk*.
 - a. Click the signal *clk* waveform just to the right of the transition at 350 ns. The cursor should snap to the transition at 350 ns.
 - b. Right-click that same transition and select **Wave Editor > Stretch Edge** from the popup menu.

If the command is dimmed out, the cursor probably isn't on the edge at 350 ns.

c. In the Edit Stretch Edge dialog, enter 50 for Duration, make sure the Time field shows 350, and then click OK (Figure 8-8).

| Figure 8-8. Edit Stretch | Edge Dialog |
|------------------------------------|-------------|
| Edit Stretch Edge | × |
| Signal Name | |
| Edit:/counter/clk | |
| Direction • Forward • Backward | |
| Duration Time | Time Unit |
| 50 350 | ns 💌 |
| | OK Cancel |

The wave edge stretches so it is high from 300 to 400 ns (Figure 8-9).

Figure 8-9. Stretching an Edge on the clk Signal

| Wave 🦾 | | |
|---------------------------------------|--------|-------------------|
| Messages | | |
| Counter/ck | St0 | |
| 😪 Edit:/counter/reset | St0 | |
| Ar Real Now | 0 ns | ns 500 ns 1000 ns |
| 🔓 🌽 🤤 Cursor 1 | 350 ns | 350 ns |
| I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII | | |

Note the difference between stretching and moving an edge — the Stretch command moves an edge by moving other edges on the waveform (either increasing waveform duration or deleting edges at the beginning of simulation time); the Move command moves an edge but does not move other edges on the waveform. You should see in the Wave window that the waveform for signal clk now extends to 1050 ns.

- 3. Delete an edge.
 - a. Click signal *clk* just to the right of the transition at 400 ns.

The cursor should "snap" to 400 ns.

b. Click the Delete Edge icon.

This opens the Edit Delete Edge dialog. The Time is already set to 400 ns. Click **OK**. The edge is deleted and *clk* now stays high until 500 ns (Figure 8-10).




Figure 8-10. Deleting an Edge on the clk Signal

- 4. Undo and redo an edit.
 - a. Click the Undo icon.

The Edit Undo dialog opens, allowing you to select the Undo Count - the number of past actions to undo. Click **OK** with the Undo Count set to 1 and the deleted edge at 400 ns reappears in the waveform display.

- b. Click the Redo icon.
- c. Click **OK** in the Edit Redo dialog.

The edge is deleted again. You can undo and redo any number of editing operations *except* extending all waves and changing drive types. Those two edits cannot be undone.

Save and Reuse the Wave Commands

You can save the commands that ModelSim used to create the waveforms. You can load this "format" file at a later time to re-create the waves. In this exercise, we will save the commands, quit and reload the simulation, and then open the format file.

- 1. Save the wave commands to a format file.
 - a. Select **File** > **Close** in the menu bar and you will be prompted to save the wave commands.
 - b. Click Yes.
 - c. Type *waveedit.do* in the File name field of the Save Commands dialog that opens and then click Save.

This saves a DO file named *waveedit.do* to the current directory and closes the Wave window.

- 2. Quit and then reload the optimized design.
 - a. In the Main window, select **Simulate > End Simulation**, and click Yes to confirm you want to quit simulating.

b. Enter the following command at the ModelSim> prompt.

vsim testcounter_opt

- 3. Open the format file.
 - a. Select **View > Wave** to open the Wave window.
 - b. Select **File > Load** from the menu bar.
 - c. Double-click *waveedit.do* to open the file.

The waves you created earlier in the lesson reappear. If waves do not appear, you probably did not load the *counter* design unit.

Exporting the Created Waveforms

At this point you can run the simulation or you can export the created waveforms to one of four stimulus file formats. You will run the simulation in a minute but first let us export the created waveforms so we can use them later in the lesson.

- 1. Export the created waveforms in an HDL test bench format.
 - a. Select File > Export > Waveform.
 - b. Select **Verilog Testbench** (or **VHDL Testbench** if you are using the VHDL sample files).
 - c. Enter 1000 for End Time if necessary.
 - d. Type "export" in the File Name field and click **OK** (Figure 8-11).

| Export Waveform | | | X |
|--------------------------|------------------|---------|-------------|
| Save As | | | |
| C Force File C EVCD File | C VHDL Testbench | Verilog | g Testbench |
| Start Time | End Time | | Time Unit |
| 0 | 1000 | | ns 🔻 |
| Design Unit Name | | | |
| counter | | | |
| File Name | | | |
| export | | | Browse |
| | | OK | Cancel |

Figure 8-11. The Export Waveform Dialog

ModelSim creates a file named *export.v* (or *export.vhd*) in the current directory. Later in the lesson we will compile and simulate the file.

- 2. Export the created waveforms in an extended VCD format.
 - a. Select **File > Export > Waveform**.
 - b. Select EVCD File.
 - c. Enter **1000** for End Time if necessary and click OK.

ModelSim creates an extended VCD file named *export.vcd*. We will import this file later in the lesson.

Run the Simulation

Once you have finished editing the waveforms, you can run the simulation.

- 1. Add a design signal.
 - a. In the Objects window, right-click *count* and select **Add** > **To Wave** > **Selected Signals**.

The signal is added to the Wave window.

- 2. Run the simulation.
 - a. Click the Run -All icon.



The simulation runs for 1000 ns and the waveform is drawn for *sim:/counter/count* (Figure 8-12).

Figure 8-12. The counter Waveform Reacts to Stimulus Patterns

| Wave 🔤 | 3 | | × |
|---|---------|-------------------|---|
| Messages | | | |
| Edit:/counter/clk Edit:/counter/reset Edit:/counter/reset | St0 | | • |
| ≜≣⊛ Now | 1050 ns | ns 500 ns 1000 ns | |
| 🔂 🎢 🤤 🛛 Cursor 1 | 0 ns | 0 ns | |
| K D | | | |

Look at the signal transitions for *count* from 300 ns to 500 ns. The transitions occur when *clk* goes high, and you can see that *count* follows the pattern you created when you edited *clk* by stretching and deleting edges.

3. Quit the simulation.

a. In the Main window, select **Simulate > End Simulation**, and click Yes to confirm you want to quit simulating. Click **No** if you are asked to save the wave commands.

Simulating with the Test Bench File

Earlier in the lesson you exported the created waveforms to a test bench file. In this exercise you will compile and load the test bench and then run the simulation.

- 1. Compile and load the test bench.
 - a. At the ModelSim prompt, enter **vlog export.v** (or **vcom export.vhd** if you are working with VHDL files).

You should see a design unit named *export* appear in the work library (Figure 8-13).

Figure 8-13. The export Test Bench Compiled into the work Library

| Library 💳 | | |
|--|------------------|---|
| ▼ Name | Туре | Path |
| 🖃 抗 work | Library | work |
| -M _opt | Optimized [| Design |
| - Counter | Module | C:/Tutorial/examples/tutorials |
| -M export | Module | C:\Tutorial\examples\tutorials |
| -M test_counter | Module | C:/Tutorial/examples/tutorials |
| 🛨 📶 floatfixlib | Library | \$MODEL_TECH//floatfixlib |
| 🖅 🕂 mtiAvm | Library | \$MODEL_TECH//avm |
| 🖅 👖 mtiOvm | Library | \$MODEL_TECH//ovm-2.0 (|
| hand and a standard and a standard and a | الم المحسطة المر | and all the second s |

b. Enter the following command at the ModelSim> prompt.

vsim -voptargs="+acc" export

- 2. Add waves and run the design.
 - a. At the VSIM> prompt, type **add wave ***.
 - b. Next type run 1000.

The waveforms in the Wave window match those you saw in the last exercise (Figure 8-14).



Figure 8-14. Waves from Newly Created Test Bench

- 3. Quit the simulation.
 - a. At the VSIM> prompt, type **quit -sim**. Click **Yes** to confirm you want to quit simulating.

Importing an EVCD File

Earlier in the lesson you exported the created waveforms to an extended VCD file. In this exercise you will use that file to stimulate the *counter* design unit.

- 1. Load the *counter* design unit and add waves.
 - a. Enter the following command at the ModelSim> prompt.

vsim -voptargs="+acc" counter

- b. In the Objects window, right-click *count* and select **Add** > **To Wave** > **Selected Signals**.
- 2. Import the VCD file.
 - a. Make sure the Wave window is active, then select **File > Import > EVCD** from the menu bar.
 - b. Double-click *export.vcd*.

The created waveforms draw in the Wave window (Figure 8-15).





Figure 8-15. EVCD File Loaded in Wave Window

c. Click the Run -All icon.

The simulation runs for 1000 ns and the waveform is drawn for *sim:/counter/count* (Figure 8-16).





When you import an EVCD file, signal mapping happens automatically if signal names and widths match. If they do not, you have to manually map the signals. Refer to the section Signal Mapping and Importing EVCD Files in the User's Manual for more information.

Lesson Wrap-Up

This concludes this lesson. Before continuing we need to end the current simulation.

1. At the VSIM> prompt, type quit -sim. Click No if you are asked to save the wave commands.

Chapter 9 Debugging With The Dataflow Window

Introduction

The Dataflow window allows you to explore the "physical" connectivity of your design; to trace events that propagate through the design; and to identify the cause of unexpected outputs. The window displays processes; signals, nets, and registers; and interconnect.



The functionality described in this lesson requires a dataflow license feature in your ModelSim license file. Please contact your Mentor Graphics sales representative if you currently do not have such a feature.

Design Files for this Lesson

The sample design for this lesson is a test bench that verifies a cache module and how it works with primary memory. A processor design unit provides read and write requests.

The pathnames to the files are as follows:

Verilog – <*install_dir*>/*examples*/*tutorials*/*verilog*/*dataflow*

VHDL – *<install_dir>/examples/tutorials/vhdl/dataflow*

This lesson uses the Verilog version in the examples. If you have a VHDL license, use the VHDL version instead. When necessary, we distinguish between the Verilog and VHDL versions of the design.

Related Reading

User's Manual Sections: Debugging with the Dataflow Window and Dataflow Window.

Compile and Load the Design

In this exercise you will use a DO file to compile and load the design.

1. Create a new directory and copy the tutorial files into it.

Start by creating a new directory for this exercise (in case other users will be working with these lessons). Create the directory and copy all files from <*install_dir>/examples/tutorials/verilog/dataflow* to the new directory.

If you have a VHDL license, copy the files in <*install_dir>/examples/tutorials/vhdl/dataflow* instead.

2. Start ModelSim and change to the exercise directory.

If you just finished the previous lesson, ModelSim should already be running. If not, start ModelSim.

a. Type **vsim** at a UNIX shell prompt or use the ModelSim icon in Windows.

If the Welcome to ModelSim dialog appears, click Close.

- b. Select **File > Change Directory** and change to the directory you created in step 1.
- 3. Change your WildcardFilter settings.

Execute the following command:

set WildcardFilter "Variable Constant Generic Parameter SpecParam Memory Assertion Endpoint ImmediateAssert"

With this command, you remove "CellInternal" from the default list of Wildcard filters. This allows all signals in cells to be logged by the simulator so they will be visible in the debug environment.

To return the wildcard filter to its factory default settings, enter:

set WildcardFilter "default"

- 4. Execute the lesson DO file.
 - a. Type **do run.do** at the ModelSim> prompt.

The DO file does the following:

- Creates the working library
- Compiles the design files
- Optimizes the design
- Loads the design into the simulator
- Adds signals to the Wave window
- Logs all signals in the design
- Runs the simulation

Exploring Connectivity

A primary use of the Dataflow window is exploring the "physical" connectivity of your design. You do this by expanding the view from process to process. This allows you to see the drivers/receivers of a particular signal, net, or register.

- 1. Open the Dataflow window.
 - a. Select **View > Dataflow** from the menus or use the **view dataflow** command at the VSIM prompt in the Transcript window.
- 2. Add a signal to the Dataflow window.
 - a. Make sure instance p is selected in the Structure (sim) window.
 - b. Drag signal *strb* from the Objects window to the Dataflow window (Figure 9-1).

| Dataflow | | + 🗗 🗙 |
|----------|------------------|-------|
| | #ASSIGN#25#1 | - |
| • | | Þ |

Figure 9-1. A Signal in the Dataflow Window


- 3. Explore the design.
 - a. Double-click the net highlighted in red.

The view expands to display the processes that are connected to strb (Figure 9-2).

Figure 9-2. Expanding the View to Display Connected Processes

| Dataflow | | |
|---|---|--|
| #ASSIGN#25#1 1 := <u>St1</u> strb_r := strb | +300=-40ll> <u>StXtest #NAND#50</u> <u>St1 strb</u> <u>t_outStX</u> <u>St1 strb</u> <u>St1 St1</u> | +acc+-410> #ALWAYS#155 <u>st1 st1 clk 01111 1000 hit 00001001 paddr 88</u> 000001001 paddr 88 00001001 paddr 88 00001001 paddr 88 |
| • | | |

Select signal *test* on process *#NAND#50* (labeled *line_71* in the VHDL version) and click the **Expand net to all drivers** icon.





Notice that after the display expands, the signal line for *strb* is highlighted in green. This highlighting indicates the path you have traversed in the design.

Select signal *oen* on process #*ALWAYS*#155(labeled *line_84* in the VHDL version), and click the **Expand net to all readers** icon.

Continue exploring if you wish.

When you are done, click the **Erase All** icon. \mathbb{Z}

Tracing Events

Another useful debugging feature is tracing events that contribute to an unexpected output value. Using the Dataflow window's embedded wave viewer, you can trace backward from a transition to see which process or signal caused the unexpected output.


- 1. Add an object to the Dataflow window.
 - a. Make sure instance p is selected in the Structure (sim) window.
 - b. Drag signal *t_out* from the Objects window to the Dataflow window.
 - c. Click the **Show Wave** icon **III** to open the Wave Viewer. You may need to increase the size of the Dataflow window to see everything (Figure 9-4).



Figure 9-4. The Embedded Wave Viewer

- 2. Trace the inputs of the nand gate.
 - a. Select process *#NAND#50* (labeled *line_71* in the VHDL version) in the dataflow flow diagram. The active display jumps to the source code view, with a blue arrow pointing to the declaration of the NAND gate ().

Figure 9-5. Source Code for the NAND Gate



b. Click the Dataflow tab to jump back to the Dataflow window. All input and output signals of the process are displayed in the wave viewer (Figure 9-6).





Figure 9-6. Signals Added to the Wave Viewer Automatically

- c. In the Wave Viewer, scroll to the last transition of signal *t_out*.
- d. Click just to the right of the last transition of signal t_out . The cursor should snap to time 2785 ns.
- e. Double-click just to the right of the last transition of signal t_out. The active display will jump, once again, to the source code view. But this time, the *t_out* signal is highlighted (Figure 9-7).





f. Click the Dataflow tab to jump back to the Dataflow window.

g. The *t_out* signal in the dataflow diagram should be highlighted. Select **Tools** > **Trace** > **Trace next event** to trace the first contributing event.

ModelSim adds a cursor marking the last event, the transition of the strobe to 0 at 2745 ns, which caused the output of 1 on t_out (Figure 9-8).

| | Messages | | | | | | | 1 | |
|--|----------|----------|---------|-----|-------------|---------|----------|--------|--|
| Inputs: /top/p/to | est | StX | | | | | | | |
| /top/p/s | trb | StO | | | | | | - | |
| | _out | St1 | | | | | | | |
| | Now | : | 2820 ns | 200 | liii Ons | 2500 ns | | 1 1 | |
| 💼 🎸 👄 | Cursor 1 | 1 | 2785 ns | | | | 40 ns 27 | '85 ns | |
| 🔂 🥭 🤤 | Cursor 2 | | 2745 ns | | | | 2745 | ins | |
| Image: A start and a start | Þ | I | Þ | • | | | | • | |

Figure 9-8. Cursor in Wave Viewer Marks Last Event

- h. Select **Tools > Trace > Trace next event** two more times and watch the cursor jump to the next event.
- i. Select Tools > Trace > Trace event set.

The dataflow flow diagram sprouts to the preceding process and shows the input driver of the *strb* signal (Figure 9-9). Notice, also, that the Wave Viewer now shows the input and output signals of the newly selected process.




Figure 9-9. Tracing the Event Set

You can continue tracing events through the design in this manner: select **Trace next event** until you get to a transition of interest in the wave viewer, and then select **Trace event set** to update the dataflow flow diagram.

3. Select **File > Close Window** to close the Dataflow window.

Tracing an X (Unknown)

The Dataflow window lets you easily track an unknown value (X) as it propagates through the design. The Dataflow window is dynamically linked to the Wave window, so you can view signals in the Wave window and then use the Dataflow window to track the source of a problem. As you traverse your design in the Dataflow window, appropriate signals are added automatically to the Wave window.

- 1. View *t_out* in the Wave and Dataflow windows.
 - a. Scroll in the Wave window until you can see /top/p/t_out.

 t_out goes to an unknown state, StX, at 2065 ns and continues transitioning between 1 and unknown for the rest of the run (Figure 9-10). The red color of the waveform indicates an unknown value.




Figure 9-10. A Signal with Unknown Values

b. Double-click the *t_out* waveform at the last transition of signal *t_out* at 2785 ns.

Once again, the source code view is opened with the *t_out* signal highlighted.

Double-clicking the waveform in the Wave window also automatically opens a Dataflow window and displays t_out , its associated process, and its waveform.

c. Click the Dataflow tab.

Since the Wave Viewer was open when you last closed the window, it opens again inside the Dataflow window with the t_out signal highlighted (Figure 9-11).

| Dataflow | | | + 8 × |
|------------------------|---|------------|------------|
| | +acc-≼ħ⊯ | | _ |
| | StX _{test} #NAND#50 St <u>1 strb</u> t_outS | tx stx stx | |
| | | | _ |
| • | | | F |
| Messages | | | 7 |
| /top/p/t_out | StX | | |
| A 🗐 💿 🔹 Now | 2820 ns | 2500 ns | 3000 ns |
| 🔓 🌽 🤤 🛛 Cursor 1 | 2785 ns | | 5 ns |
| | | <u> </u> | |
| 🔢 Wave h proc.v 📴 Data | aflow | | <u></u> «» |



d. Move the cursor in the Wave Viewer.

As you move the cursor in the Wave Viewer, the value of t_{out} changes in the flow diagram portion of the window.

Position the cursor at a time when *t_out* is unknown (e.g., 2725 ns).

- 2. Trace the unknown.
 - a. In the flow diagram portions of the Dataflow window, make sure *t_out* is selected. (When selected, the trace will be orange.)
 - b. Select **Tools > Trace > ChaseX** from the menus.

The design expands to show the source of the unknown (Figure 9-12). In this case there is a HiZ value (U in the VHDL version) on input signal *test_in* and a 0 on input signal *_rw* (*bar_rw* in the VHDL version). This causes the *test2* output signal to resolve to an unknown state (StX). The unknown state propagates through the design to *t_out*.




Figure 9-12. ChaseX Identifies Cause of Unknown on t_out

- 3. Clear the Dataflow window before continuing.
 - a. Click the Erase All icon to clear the Dataflow view.
 - b. Click the **Show Wave** icon to close the Wave view of the Dataflow window.

Displaying Hierarchy in the Dataflow Window

You can display connectivity in the Dataflow window using hierarchical instances. You enable this by modifying the options prior to adding objects to the window.

- 1. Change options to display hierarchy.
 - a. Select Dataflow > Dataflow Preferences > Options from the Main window menus. (When the Dataflow window is undocked, select Tools > Options from the Dataflow window menu bar.) This will open the Dataflow Options dialog (Figure 9-13).

| 0 | 1 0 |
|--|--------------------------|
| Dataflow Options | X |
| General options Warning |) options |
| | ✓ Hide cells |
| Display connectivity | 🔽 Keep Dataflow |
| using hierarchical instances. | 🗹 Show Hierarchy |
| | Bottom inout pins |
| NOTE: Changing this option will cause the | 🔲 Disable Sprout |
| current contents of the | 🔲 Select equivalent nets |
| Dataflow window to be lerased! | 🔽 Log nets |
| | Select Environment |
| | 🔽 Automatic Add to Wave |
| | OK Cancel |

Figure 9-13. Dataflow Options Dialog

- b. Check the **Show Hierarchy** box and then click **OK**.
- 2. Add signal *t_out* to the Dataflow window.
 - a. Type **add dataflow** /**top**/**p**/**t_out** at the VSIM> prompt.

The Dataflow window will display *t_out* and all hierarchical instances (Figure 9-14).

| Dataflow | + 🖬 🗙 |
|--|-------|
| | |
| /top /top/p | 1 |
| cik St1 top/p/i1 | |
| | |
| data 0000 0000 0000000000000000000000000000 | |
| | |
| C:\Tutorial\examples\tutorials\verilog\dataflow\work.or2(fast) | |
| 00001001addr | |
| b StX StX v St1 rw | |
| a St1 | |
| | |
| C:\Tutorial\examples\tutorials\verilog\dataflow\work.and2(fast) | |
| top/p/i2 | |
| <u>b Sti Sto y</u> | |
| | |
| C:\Tutorial\examples\tutorials\verilog\dataflow\work.v_and2(fest) | |
| C:\Tutorial\examples\tutorials\verilog\dataflow\vvork.proc(fast) | |
| top/m | |
| | |
| nw St0 St1_ndy clk St1 | |
| addr 00001001 | |
| | |
| \Tutorial\examples\tutorials\verilog\dataflow\work.memory(fast) | |
| | |
| srdy St1 St1 sstrb | |
| pstrb St1 St0 srw | |
| zzzzzoik z Słk zzz _sdata paddr 0000000001 saddr | |
| 00000000000000000000000000000000000000 | |
| prdy | |
| | |
| া]utorial\examples\tutorials\verilog\dataflow\work.cache(fast) C:\Tutorial\examples\tutorials\verilog\dataflow\work.top(fast) | |
| C. tratonarexamples autonais weniog valanow work top(rast) | |
| | |
| 📰 Wave h proc.v 📴 Dataflow | < > |

Figure 9-14. Displaying Hierarchy in the Dataflow Window

Lesson Wrap-Up

This concludes this lesson. Before continuing we need to end the current simulation.

1. Type **quit -sim** at the VSIM> prompt.

Chapter 10 Viewing And Initializing Memories

Introduction

In this lesson you will learn how to view and initialize memories. ModelSim defines and lists any of the following as memories :

- reg, wire, and std_logic arrays
- Integer arrays
- Single dimensional arrays of VHDL enumerated types other than std_logic

Design Files for this Lesson

The installation comes with Verilog and VHDL versions of the example design located in the following directories:

Verilog – *<install_dir>/examples/tutorials/verilog/memory*

VHDL - <install_dir>/examples/tutorials/vhdl/memory

This lesson uses the Verilog version for the exercises. If you have a VHDL license, use the VHDL version instead.

Related Reading

User's Manual Section: Memory and Memory Data Windows.

Reference Manual commands: mem display, mem load, mem save, and radix.

Compile and Load the Design

1. Create a new directory and copy the tutorial files into it.

Start by creating a new directory for this exercise (in case other users will be working with these lessons). Create the directory and copy all files from <*install_dir>/examples/tutorials/verilog/memory* to the new directory.

If you have a VHDL license, copy the files in <*install_dir>/examples/tutorials/vhdl/memory* instead.

2. Start ModelSim and change to the exercise directory.

If you just finished the previous lesson, ModelSim should already be running. If not, start ModelSim.

a. Type **vsim** at a UNIX shell prompt or use the ModelSim icon in Windows.

If the Welcome to ModelSim dialog appears, click Close.

- b. Select **File > Change Directory** and change to the directory you created in step 1.
- 3. Create the working library and compile the design.
 - a. Type **vlib work** at the ModelSim> prompt.
 - b. Verilog:

Type **vlog *.v** at the ModelSim> prompt to compile all verilog files in the design.

VHDL:

Type **vcom -93 sp_syn_ram.vhd dp_syn_ram.vhd ram_tb.vhd** at the ModelSim> prompt.

- 4. Optimize the design
 - a. Enter the following command at the ModelSim> prompt:

```
vopt +acc ram_tb -o ram_tb_opt
```

The +acc switch for the vopt command provides visibility into the design for debugging purposes.

The -o switch allows you designate the name of the optimized design (ram_tb_opt). You must provide an optimized design name with vopt.

- 5. Load the design.
 - a. Use the optimized design name to load the design with the vsim command:

vsim ram_tb_opt

View a Memory and its Contents

The Memory window lists all memory instances in the design, showing for each instance the range, depth, and width. Double-clicking an instance opens a window displaying the memory data.

- 1. Open the Memory window and view the data of a memory instance
 - a. If the Memory window is not aleady open, select View > Memory List.

A Memory window opens as shown in Figure 10-1.

| Memory | | | |
|--------------------------|-----------|-------|-------|
| ₹ Instance | Range | Depth | Width |
| /ram_tb/spram1/mem | [0:4095] | 4096 | 8 |
| /ram_tb/spram2/mem | [0:2047] | 2048 | 17 |
| /ram_tb/spram3/mem | [0:65535] | 65536 | 32 |
| | [0:3] | 4 | 16 |
| 🔷 /ram_tb/dpram1/mem | [0:15] | 16 | 8 |
| | | | |
| 👖 Library 🔊 sim 📑 Memory | | | < > |

Figure 10-1. The Memory List in the Memory window

b. Double-click the /ram_tb/spram1/mem instance in the memory list to view its contents.

A Memory Data window opens displaying the contents of spram1. The first column (blue hex characters) lists the addresses, and the remaining columns show the data values.

If you are using the Verilog example design, the data is all X (Figure 10-2) because you have not yet simulated the design.

| U | ure 10-2. Verilog Memo | - |
|---------------|---------------------------|--------------------|
| Memory Data - | /ram_tb/spram1/mem ====== | |
| 00000000 | ***** | xx xxxxxxx xxxxxxx |
| 00000005 | ***** | *** |
| 0000000a | XXXXXXXX XXXXXXXX XXXXXX | *** |
| 10000000 f | XXXXXXXX XXXXXXXX XXXXXX | *** |
| 00000014 | XXXXXXXX XXXXXXXX XXXXXX | *** |
| 00000019 | XXXXXXXX XXXXXXXX XXXXXX | *** |
| 0000001e | XXXXXXXX XXXXXXXX XXXXXX | *** |
| 00000023 | XXXXXXXXX XXXXXXXX XXXXXX | *** |
| 00000028 | XXXXXXXX XXXXXXXX XXXXXX | *** |
| 0000002d | XXXXXXXX XXXXXXXX XXXXXX | *** |
| ۲ () | | Þ |

- -.... .

If you are using the VHDL example design, the data is all zeros (Figure 10-3).

| | | | | | | - | | | | | |
|-----------------|-----------|---------|--------|---|---|---|---|---|---|---|----|
| Memory Data - , | /ram_tb/s | spram1/ | 'mem ≡ | | | | | | | | |
| 00000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 0000000a | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 00000014 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 0000001e | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 00000028 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 00000032 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 0000003c | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 00000046 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 00000050 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 0000005a | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 00000064 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | • | | | | | | | | | | ▶▼ |

Figure 10-3. VHDL Memory Data Window

- c. Double-click the instance */ram_tb/spram2/mem* in the Memory window. This opens a second Memory Data window that contains the addresses and data for the *spram2* instance. For each memory instance that you click in the Memory window, a new Memory Data window opens.
- 2. Simulate the design.
 - a. Click the **run -all** icon in the Main window.

A Source window opens showing the source code for the *ram_tb* file at the point where the simulation stopped.

VHDL:

In the Transcript window, you will see NUMERIC_STD warnings that can be ignored and an assertion failure that is functioning to stop the simulation. The simulation itself has not failed.

b. Click the **Memory ...spram1/mem** tab to bring that Memory data window to the foreground. The Verilog data fields are shown in Figure 10-4.

Figure 10-4. Verilog Data After Running Simulation

| Memory Data - | /ram_tb/spra | m1/mem 💳 | | | | | + 2 × |
|---------------|--------------|----------|----------|------------------------|----------|----------|-------|
| 00000000 | 00101000 | 00101001 | 00101010 | 00101011 | 00101100 | 00101101 | |
| 00000006 | 00101110 | 00101111 | 00110000 | 00110001 | 00110010 | 00110011 | |
| 000000c | 00110100 | 00110101 | 00110110 | 00110111 | 00111000 | 00111001 | |
| 00000012 | 00111010 | 00111011 | 00111100 | 00111101 | 00111110 | 00111111 | |
| 00000018 | 01000000 | 01000001 | 01000010 | 01000011 | 01000100 | 01000101 | |
| 0000001e | 01000110 | 01000111 | 01001000 | 01001001 | 01001010 | 01001011 | |
| 00000024 | 01001100 | 01001101 | 01001110 | 01001111 | 01010000 | 01010001 | |
| 0000002a | 01010010 | 01010011 | 01010100 | 01010101 | 01010110 | 01010111 | |
| 00000030 | 01011000 | 01011001 | 01011010 | 01011011 | 01011100 | 01011101 | |
| 1.0000000 | 01011110 | 01011111 | 01100000 | 01100001 | 01100010 | 01100011 | |
| | | | | | | | |
| 📑 Memory | spram 1/mem | 📑 Memory | spram2/m | em <mark>h</mark> ram_ | tb.v | | < > |

The VHDL data fields are show in Figure 10-5.

| Memory Data - | /ram_tb | /spram | 1/mem | | | | = | | |
|---------------|---------|--------|--------|-----|---------|------|--------|---------|--|
| 00000000 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | |
| 00000008 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | |
| 00000010 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 | |
| 00000018 | 64 | 65 | 66 | 67 | 68 | 69 | 70 | 71 | |
| 00000020 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 | |
| 00000028 | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | |
| 00000030 | 88 | 89 | 90 | 91 | 92 | 93 | 94 | 95 | |
| 00000038 | 96 | 97 | 98 | 99 | 100 | 101 | 102 | 103 | |
| 00000040 | 104 | 105 | 106 | 107 | 108 | 109 | 110 | 111 | |
| ₹ | • | | | | | | | | |
| 📑 Memorys | spram1/ | mem 🗍 | 🚺 Merr | ory | spram2, | /mem | H] ram | _tb.vhd | |

Figure 10-5. VHDL Data After Running Simulation

- 3. Change the address radix and the number of words per line for instance /*ram_tb/spram1/mem*.
 - a. Right-click anywhere in the spram1 Memory Data window and select Properties.
 - b. The Properties dialog box opens (Figure 10-6).

Figure 10-6. Changing the Address Radix

| Properties | × | |
|--|---------------|--|
| Address Radix | Data Radix | |
| C Hexadecimal | Symbolic | |
| Occimal | C Binary | |
| | C Octal | |
| | O Decimal | |
| | O Unsigned | |
| | C Hexadecimal | |
| Line Wrap Fit in Window Words per Line | | |
| <u> </u> | | |

- c. For the **Address Radix, s**elect **Decimal**. This changes the radix for the addresses only.
- d. Select **Words per line** and type **1** in the field.
- e. Click OK.

You can see the Verilog results of the settings in Figure 10-7 and the VHDL results in Figure 10-8. If the figure doesn't match what you have in your ModelSim session, check to make sure you set the Address Radix rather than the Data Radix. Data Radix should still be set to Symbolic, the default.

| Memory Data - | /ram_tb/spram1/mem | |
|---------------|--|-----|
| 0 | 00101000 | |
| 1 | 00101001 | |
| 2 | 00101010 | |
| 3 | 00101011 | |
| 4 | 00101100 | |
| 5 | 00101101 | |
| 6 | 00101110 | |
| 7 | 00101111 | |
| • | 00110000 | |
| | | |
| 📑 Memory: | spram1/mem 📴 Memoryspram2/mem h ram_tb.v | < > |

Figure 10-7. New Address Radix and Line Length (Verilog



| Memory Data - | /ram_tb/sprar | n1/mem 💳 💳 | | | |
|---------------|---------------|-------------|----------|--------------|-----|
| 0 | 40 | | | | - |
| 1 | 41 | | | | |
| 2 | 42 | | | | |
| 3 | 43 | | | | |
| 4 | 44 | | | | |
| 5 | 45 | | | | |
| 6 | 46 | | | | |
| 7 | 47 | | | | |
| 8 | 48 | | | | |
| | | | | | |
| 📑 Memorys | spram1/mem | 📑 Memoryspr | ram2/mem | H ram_tb.vhd | < > |

Navigate Within the Memory

You can navigate to specific memory address locations, or to locations containing particular data patterns. First, you will go to a specific address.

- 1. Use Goto to find a specific address.
 - a. Right-click anywhere in address column and select Goto (Figure 10-9).

The Goto dialog box opens in the data pane.

Figure 10-9. Goto Dialog

- b. Type **30** in the Goto Address field.
- c. Click OK.

The requested address appears in the top line of the window.

- 2. Edit the address location directly.
 - a. To quickly move to a particular address, do the following:
 - i. Double click address 38 in the address column.
 - ii. Enter address 100 (Figure 10-10).

| Memory Data | - /ram_tb/spram1/mem 💳 | | |
|-------------|------------------------|-----------------------|-----|
| 30 | 01000110 | | |
| 31 | 01000111 | | |
| 32 | 01001000 | | |
| 33 | 01001001 | | |
| 34 | 01001010 | | |
| 35 | 01001011 | | |
| 36 | 01001100 | | |
| 37 | 01001101 | | |
| 100 | 01001110 | | |
| 1 | 01001111 | | |
| | • • | | |
| Memory | .spram1/mem 🔢 Memory | spram2/mem h ram_tb.v | < » |

Figure 10-10. Editing the Address Directly

iii. Press the Enter or Return key on your keyboard.

The pane jumps to address 100.

- 3. Now, let's find a particular data entry.
 - a. Right-click anywhere in the data column and select Find.

The Find in dialog box opens (Figure 10-11).

| v . | |
|---|-------------|
| Find in /ram_tb/spram1/mem | × |
| Eind Data | |
| | Find Next |
| Pattern: 11111010 | |
| Interpretation of the second state of the s | Replace |
| O regexp | Replace All |
| Deslars with | |
| Replace with: | |
| Find backwards | Close |

Figure 10-11. Searching for a Specific Data Value

b. Verilog: Type 11111010 in the Find data: field and click Find Next.

VHDL: Type 250 in the Find data: field and click Find Next.

The data scrolls to the first occurrence of that address. Click **Find Next** a few more times to search through the list.

c. Click **Close** to close the dialog box.

Export Memory Data to a File

You can save memory data to a file that can be loaded at some later point in simulation.

- 1. Export a memory pattern from the */ram_tb/spram1/mem* instance to a file.
 - a. Make sure */ram_tb/spram1/mem* is open and selected.
 - b. Select **File > Export > Memory Data** to bring up the Export Memory dialog box (Figure 10-12).

| Export Memory | | | × |
|-------------------------------------|---------------|----------|---------|
| Instance Name /ram_tb/spram1/mem | | | |
| /ram_co/sprant/mem | | | |
| Address Range | | | |
| All | | | |
| C Addresses (in c | decimal) | | |
| Start 0 | End 409 | 95 | |
| File Format | | | |
| 🔿 Verilog Hex | | 🔲 No ado | fresses |
| 🔿 Verilog Binary | | Compre | ess |
| MTI | | | |
| Address Radix | Data Radix | | |
| C Hexadecimal | C Symbolic | | |
| Decimal | Binary | | |
| | O Octal | | |
| | O Decimal | | |
| | C Unsigned | | |
| | C Hexadecimal | | |
| Line Wrap | | | |
| C Fit in Windo | w | | |
| Words per l | Line 1 | | |
| | | | |
| File Save | | | |
| Filename data_mem.mem | 4 | | Browse |
| | | ок | Cancel |

Figure 10-12. Export Memory Dialog

- c. For the Address Radix, select **Decimal**.
- d. For the Data Radix, select **Binary**.
- e. For the Line Wrap, set to 1 word per line.
- f. Type data_mem.mem into the Filename field.
- g. Click OK.

You can view the exported file in any editor.

Memory pattern files can be exported as relocatable files, simply by leaving out the address information. Relocatable memory files can be loaded anywhere in a memory because no addresses are specified.

- 2. Export a relocatable memory pattern file from the /ram_tb/spram2/mem instance.
 - a. Select the Memory Data window for the */ram_tb/spram2/mem* instance.
 - b. Right-click on the memory contents to open a popup menu and select Properties.
 - c. In the Properties dialog, set the Address Radix to **Decimal**; the Data Radix to **Binary**; and the Line Wrap to 1 **Words per Line**. Click OK to accept the changes and close the dialog.
 - d. Select **File > Export > Memory Data** to bring up the Export Memory dialog box.
 - e. For the Address Range, specify a Start address of **0** and End address of **250**.
 - f. For the File Format, select **MTI** and **No addresses** to create a memory pattern that you can use to relocate somewhere else in the memory, or in another memory.
 - g. For Address Radix select **Decimal**, and for Data Radix select **Binary**.
 - h. For the Line Wrap, set 1 Words per Line.
 - i. Enter the file name as **reloc.mem**, then click OK to save the memory contents and close the dialog. You will use this file for initialization in the next section.

Initialize a Memory

In ModelSim, it is possible to initialize a memory using one of three methods: from an exported memory file, from a fill pattern, or from both.

First, let's initialize a memory from a file only. You will use the one you exported previously, *data_mem.mem*.

- 1. View instance /ram_tb/spram3/mem.
 - a. Double-click the */ram_tb/spram3/mem* instance in the Memories tab.

This will open a new Memory Data window to display the contents of /*ram_tb/spram3/mem*. Familiarize youself with the contents so you can identify changes once the initialization is complete.

- b. Right-click and select **Properties** to bring up the Properties dialog.
- c. Change the Address Radix to **Decimal**, Data Radix to **Binary**, Line Wrap to 1 Words per Line, and click OK.
- 2. Initialize *spram3* from a file.
 - a. Right-click anywhere in the data column and select **Import Data Patterns** to bring up the Import Memory dialog box (Figure 10-13).

| Import Memory | × |
|--|--|
| Instance Name /ram_tb/spram3/mem | |
| Load Type File Only Data Only Both File and Data | Address Range Addresses (in decimal) Start D End 65535 |
| File Load File Format Verilog Hex Verilog Bina MTI Specified in | ry Loading Mode |
| Filename data_mem.me | m Browse |
| Data Load Fill Type Value C Increment C Decrement C Random | Fill Data Skip 0 word(s) |
| | OK Cancel |

Figure 10-13. Import Memory Dialog

The default Load Type is File Only.

- b. Type *data_mem.mem* in the Filename field.
- c. Click **OK**.

The addresses in instance */ram_tb/spram3/mem* are updated with the data from *data_mem.mem* (Figure 10-14).

| Memory Data - | /ram_tb/spram3/mem 🕂 🖬 🗙 |
|---------------|--|
| 0 | 000000000000000000000000000000000000000 |
| 1 | 000000000000000000000000000000000000000 |
| 2 | 000000000000000000000000000000000000000 |
| 3 | 000000000000000000000000000000000000000 |
| 4 | 000000000000000000000000000000000000000 |
| 5 | 000000000000000000000000000000000000000 |
| 6 | 000000000000000000000000000000000000000 |
| 7 | 000000000000000000000000000000000000000 |
| 8 | 000000000000000000000000000000000000000 |
| 9 | 000000000000000000000000000000000000000 |
| 10 | 000000000000000000000000000000000000000 |
| | |
| 📑 Memorys | pram 1/mem 📑 Memoryspram2/mem h] ram_tb.v 📑 Memoryspram3/mem 🚺 |



In this next step, you will experiment with importing from both a file and a fill pattern. You will initialize *spram3* with the 250 addresses of data you exported previously into the relocatable file *reloc.mem*. You will also initialize 50 additional address entries with a fill pattern.

- 3. Import the */ram_tb/spram3/mem* instance with a relocatable memory pattern (*reloc.mem*) and a fill pattern.
 - a. Right-click in the data column of *spram3* and select **Import Data Patterns** to bring up the Import Memory dialog box.
 - b. For Load Type, select **Both File and Data**.
 - c. For Address Range, select **Addresses** and enter **0** as the Start address and **300** as the End address.

This means that you will be loading the file from 0 to 300. However, the *reloc.mem* file contains only 251 addresses of data. Addresses 251 to 300 will be loaded with the fill data you specify next.

- d. For File Load, select the MTI File Format and enter **reloc.mem** in the Filename field.
- e. For Data Load, select a Fill Type of Increment.
- f. In the Fill Data field, set the seed value of **0** for the incrementing data.
- g. Click OK.
- h. View the data near address 250 by double-clicking on any address in the Address column and entering **250**.

You can see the specified range of addresses overwritten with the new data. Also, you can see the incrementing data beginning at address 251 (Figure 10-15).

| Memory Data - | /ram_tb/spram3/mem 💳 🕬 | ···· + 2 × |
|---------------|---|---------------------------|
| 250 | 000000000000000000000000000000000000000 | |
| 251 | 000000000000000000000000000000000000000 | |
| 252 | 000000000000000000000000000000000000000 | |
| 253 | 000000000000000000000000000000000000000 | |
| 254 | 000000000000000000000000000000000000000 | |
| 255 | 000000000000000000000000000000000000000 | |
| 256 | 000000000000000000000000000000000000000 | |
| 257 | 000000000000000000000000000000000000000 | |
| 000 | | |
| ۲ () | <u>र</u> | ▶ ▼ |
| Memory . | pram1/mem 🛐 Memoryspram2/mem h]ram_ | tb.v 🛐 Memoryspram3/mem 髺 |

Figure 10-15. Data Increments Starting at Address 251

Now, before you leave this section, go ahead and clear the memory instances already being viewed.

4. Right-click in one of the Memory Data windows and select Close All.

Interactive Debugging Commands

The Memory Data windows can also be used interactively for a variety of debugging purposes. The features described in this section are useful for this purpose.

- 1. Open a memory instance and change its display characteristics.
 - a. Double-click instance /ram_tb/dpram1/mem in the Memories window.
 - b. Right-click in the *dpram1* Memory Data window and select **Properties**.
 - c. Change the Address and Data Radix to Hexadecimal.
 - d. Select Words per line and enter 2.
 - e. Click **OK**. The result should be as in Figure 10-16.

Figure 10-16. Original Memory Content

| Memory Data - | /ram_tb/dpram1/mem = | | |
|---------------|----------------------|-----|----------|
| 00000000 | 06 03 | | <u> </u> |
| 00000002 | 7a 1b | | |
| 00000004 | 1c 1d | | |
| 0000006 | 1e 1f | | |
| 80000000 | 20 21 | | |
| 0000000a | 22 23 | | |
| 000000c | 24 25 | | |
| 0000000e | 26 27 | | |
| - F | 4 | | |
| h] ram_tb.v | 🚦 Memorydpram1/m | nem | < > |

- 2. Initialize a range of memory addresses from a fill pattern.
 - a. Right-click in the data column of */ram_tb/dpram1/mem* and select **Change** to open the Change Memory dialog (Figure 10-17).

Figure 10-17. Changing Memory Content for a Range of Addresses**OK

| Change Memory | × |
|-------------------------------|--------------|
| Instance Name | |
| /ram_tb/dpram1/mem | |
| Address Range | Fill Type |
| C All | C Value |
| • Addresses (in hexadecimal) | C Increment |
| Start 0x0000006 End 0x0000009 | C Decrement |
| | Random |
| Fill Data | Skip |
| Q | 0 word(s) |
| ,. | · · · · · · |
| OK | Cancel Apply |

- b. Select **Addresses** and enter the start address as **0x00000006** and the end address as **0x00000009**. The "0x" hex notation is optional.
- c. Select Random as the Fill Type.
- d. Enter **0** as the **Fill Data**, setting the seed for the Random pattern.
- e. Click **OK**.

The data in the specified range are replaced with a generated random fill pattern (Figure 10-18).

Figure 10-18. Random Content Generated for a Range of Addresses

| Memory Data - /ram_tb/dpram1/mem | | |
|----------------------------------|------|----------------|
| 0000000 06 03 | | <u> </u> |
| 00000002 7a 1b | | |
| 00000004 1c 1d | | |
| 0000006 92 40 | | |
| 0000008 04 31 | | |
| 0000000a 22 23 | | |
| 000000c 24 25 | | |
| 0000000e 26 27 | | |
| T FT | | ► - |
| h] ram_tb.v 📑 Memorydpram1/ | ímem | < » |

3. Change contents by highlighting.

You can also change data by highlighting them in the Address Data pane.

a. Highlight the data for the addresses **0x0000000c:0x0000000e**, as shown in Figure 10-19.

| Memory Data - | /ram_tb/dpram1/mem 💳 | | |
|---------------|----------------------|---|----------|
| 00000000 | 06 03 | | <u> </u> |
| 00000002 | 7a 1b | | |
| 00000004 | 1c 1d | | |
| 0000006 | 1e 1f | | |
| 80000000 | 20 21 | | |
| 0000000a | 22 23 | | |
| 000000c | 24 25 | | |
| 0000000e | 26 27 | | |
| | 4 | | Þv |
| h]ram_tb.v | Memorydpram1/mer | m | <u> </u> |

Figure 10-19. Changing Memory Contents by Highlighting

b. Right-click the highlighted data and select **Change**.

This brings up the Change memory dialog box (Figure 10-20). Note that the Addresses field is already populated with the range you highlighted.

Figure 10-20. Entering Data to Change**OK

| Change Memory | × |
|----------------------------|--------------|
| Instance Name | |
| /ram_tb/dpram1/mem | |
| Address Range | Fill Type |
| C All | Value |
| Addresses (in hexadecimal) | C Increment |
| Start 000000c End 000000e | C Decrement |
| | C Random |
| Fill Data | Skip |
| 34 35 36 | 0 word(s) |
| ОК | Cancel Apply |

- c. Select Value as the Fill Type.
- d. Enter the data values into the Fill Data field as follows: 34 35 36
- e. Click OK.

The data in the address locations change to the values you entered (Figure 10-21).

| Memory Data - | /ram_tb/dpram1/mem 💳 | + ₫ × |
|---------------|----------------------|------------------|
| 00000000 | 06 03 | |
| 00000002 | 7a 1b | |
| 00000004 | 1c 1d | |
| 00000006 | 92 40 | |
| 80000000 | 04 31 | |
| 0000000a | 22 23 | |
| 000000c | 34 35 | |
| 0000000e | 36 27 | |
| | 4 | |
| h]ram_tb.v | 📑 Memorydpram1/mem | < > |

Figure 10-21. Changed Memory Contents for the Specified Addresses

4. Edit data in place.

To edit only one value at a time, do the following:

- a. Double click any value in the Data column.
- b. Enter the desired value and press the Enter or Return key on your keyboard.

If you needed to cancel the edit function, press the Esc key on your keyboard.

Lesson Wrap-Up

This concludes this lesson. Before continuing we need to end the current simulation.

1. Select **Simulate > End Simulation**. Click Yes.

Chapter 11 Analyzing Performance With The Profiler

Introduction

The Profiler identifies the percentage of simulation time spent in each section of your code as well as the amount of memory allocated to each function and instance. With this information, you can identify bottlenecks and reduce simulation time by optimizing your code. Users have reported up to 75% reductions in simulation time after using the Profiler.

This lesson introduces the Profiler and shows you how to use the main Profiler commands to identify performance bottlenecks.



Note.

The functionality described in this tutorial requires a profile license feature in your ModelSim license file. Please contact your Mentor Graphics sales representative if you currently do not have such a feature.

Design Files for this Lesson

The example design for this lesson consists of a finite state machine which controls a behavioral memory. The test bench *test_sm* provides stimulus.

The ModelSim installation comes with Verilog and VHDL versions of this design. The files are located in the following directories:

Verilog – *<install_dir>/examples/tutorials/verilog/profiler*

VHDL – <*install_dir*>/*examples*/*tutorials*/*vhdl*/*profiler_sm_seq*

This lesson uses the Verilog version for the exercises. If you have a VHDL license, use the VHDL version instead.

Related Reading

User's Manual Chapters: Profiling Performance and Memory Use and Tcl and Macros (DO Files).

Compile and Load the Design

1. Create a new directory and copy the tutorial files into it.

Start by creating a new directory for this exercise (in case other users will be working with these lessons). Create the directory and copy all files from <*install_dir>/examples/tutorials/verilog/profiler* to the new directory.

If you have a VHDL license, copy the files in <*install_dir>/examples/tutorials/vhdl/profiler_sm_seq* instead.

2. Start ModelSim and change to the exercise directory.

If you just finished the previous lesson, ModelSim should already be running. If not, start ModelSim.

a. Type vsim at a UNIX shell prompt or use the ModelSim icon in Windows.

If the Welcome to ModelSim dialog appears, click Close.

- b. Select **File > Change Directory** and change to the directory you created in step 1.
- 3. Create the work library.
 - a. Type **vlib work** at the ModelSim> prompt.
- 4. Compile the design files.
 - a. Verilog: Type vlog test_sm.v sm_seq.v sm.v beh_sram.v at the ModelSim> prompt.

VHDL: Type **vcom -93 sm.vhd sm_seq.vhd sm_sram.vhd test_sm.vhd** at the ModelSim> prompt.

- 5. Optimize the design.
 - a. Enter the following command at the ModelSim> prompt in the Transcript window:

vopt +acc test_sm -o test_sm_opt

The **+acc** switch for the **vopt** command provides visibility into the design for debugging purposes.

The **-o** switch allows you designate the name of the optimized design (test_sm_opt). You must provide an optimized design name with vopt.

- 6. Load the optimized design unit.
 - a. Enter vsim test_sm_opt at the ModelSim> prompt.

Run the Simulation

You will now run the simulation and view the profiling data.


- 1. Enable the statistical sampling profiler.
 - a. Select **Tools > Profile > Performance** or click the **Performance Profiling** icon in the toolbar.

This must be done prior to running the simulation. ModelSim is now ready to collect performance data when the simulation is run.

- 2. Run the simulation.
 - a. Type **run 1 ms** at the VSIM> prompt.

Notice that the number of samples taken is displayed both in the Transcript and the Main window status bar (Figure 11-1). (Your results may not match those in the figure.) Also, ModelSim reports the percentage of samples that were taken in your design code (versus in internal simulator code).

Figure 11-1. Sampling Reported in the Transcript



- 3. Display the statistical performance data in the Profile pane.
 - a. Select **View > Profiling > Profile**.

The Profile pane (you may need to increase its size) displays four tab-selectable views of the data–Ranked, Design Units, Call Tree, and Structural (Figure 11-2). (Your results may not match those in the figure.)

| Profile | | | | | |
|------------------------|--------------|---------|----------|-------|---|
| Name | Under(raw) | In(raw) | Under(%) | In(%) | |
| Tcl_WaitForEvent | 72 | 72 | 53,3% | 53.3% | |
| test_sm.v:105 | 85 | 17 | 63.0% | 12.6% | |
| sm.v:73 | 17 | 5 | 12.6% | 3.7% | |
| TclpHasSockets | 4 | 3 | 3.0% | 2.2% | |
| Tcl_GetTime | 3 | 3 | 2.2% | 2.2% | |
| test_sm.v:92 | 3 | 3 | 2.2% | 2.2% | |
| Tcl_OpenTcpServer | 2 | 2 | 1.5% | 1.5% | |
| Tcl_DoOneEvent | 79 | 0 | 58.5% | 0.0% | |
| Tcl_DeleteTimerHandler | 3 | 0 | 2.2% | 0.0% | |
| Tcl_Flush | 2 | 0 | 1.5% | 0.0% | |
| | | | | | |
| Ranked Design Units Ca | all Tree Str | uctural | | | * |

Figure 11-2. The Profile Window

The table below gives a description of the columns in each tab. For more details on each pane, refer to the section Viewing Profiler Results in the User's Manual.

| Column | Description |
|------------|---|
| Count | (Design Unit view only) quantity of design objects analyzed |
| Under(raw) | the raw number of Profiler samples collected during the execution of a function, including all support routines under that function; or, the number of samples collected for an instance, including all instances beneath it in the structural hierarchy |
| In(raw) | the raw number of Profiler samples collected during a function or instance |
| Under(%) | the ratio (as a percentage) of the samples collected during the execution of a function and all support routines under that function to the total number of samples collected; or, the ratio of the samples collected during an instance, including all instances beneath it in the structural hierarchy, to the total number of samples collected |
| In(%) | the ratio (as a percentage) of the total samples collected during a function or instance |
| %Parent | (not in the Ranked view) the ratio (as a percentage) of the samples collected during the execution of a function or instance to the samples collected in the parent function or instance |

Table 11-1. Columns in the Profile Window

Data in the Ranked view is sorted by default from highest to lowest percentage in the In(%) column. In the Design Unit, Call Tree, and Structural views, data is sorted (by default) according to the Under(%) column. You can click the heading of any column to sort data by that column.

The "Tcl_*" entries are functions that are part of the internal simulation code. They are not directly related to your HDL code.

b. Click the Design Unit tab to view the profile data organized by design unit.

| Profile : | | | | | | |
|------------------------------|------------|------------|---------|----------|-------|------------|
| ▼ Name | Count | Under(raw) | In(raw) | Under(%) | In(%) | %Parent |
| sm_seq | 1 | 1 | 1 | 0.7% | 0.7% | |
| şm | 1 | 17 | 17 | 12.6% | 12.6% | |
| şm.∨:73 | | 17 | 5 | 12.6% | 3.7% | 100% |
| - Tcl_DoOneEvent | | 11 | 0 | 8.1% | 0.0% | 65% |
| Tcl_WaitForEvent | | 11 | 11 | 8.1% | 8.1% | 100% |
| beh_sram | 1 | 1 | 1 | 0.7% | 0.7% | |
| 🖃 🚽 test_sm | 1 | 90 | 90 | 66.7% | 66.7% | |
| test_sm.v:105 | | 85 | 17 | 63.0% | 12.6% | 94% |
| +- Tcl_DoOneEvent | | 68 | 0 | 50.4% | 0.0% | 80% |
| test_sm.v:92 | | 3 | 3 | 2.2% | 2.2% | 3% |
| | | | | | | |
| Ranked Design Units Call Tre | e Structur | ral | | | | <u></u> «» |

Figure 11-3. Design Unit Performance Profile

c. Click the **Call Tree** tab to view the profile data in a hierarchical, function-call tree display.

The results differ between the Verilog and VHDL versions of the design. In Verilog, line 105 (*test_sm.v:105*) is taking the majority of simulation time. In VHDL, *test_sm.vhd:203* and *sm.vhd:93* are taking the majority of the time.

Note _

Your results may look slightly different as a result of the computer you're using and different system calls that occur during the simulation. Also, the line number reported may be one or two lines off in the actual source file. This happens due to how the stacktrace is decoded on different platforms.

d. Verilog: Right-click *test_sm.v:105* and select Expand All from popup menu. This expands the hierarchy of *test_sm.v:105* and displays the functions that call it (Figure 11-4).

VHDL: Right-click *test_sm.vhd:203* and select **Expand All** from popup menu. This expands the hierarchy of *test_sm.vhd:203* and displays the functions that call it.

| Profile - | | _ | | | |
|---------------------------------------|---------------|--------|----------|-------|---------|
| ▼ Name | Under(raw) Ir | n(raw) | Under(%) | In(%) | %Parent |
| test_sm.v:105 | 85 | 17 | 63.0% | 12.6% | 78% |
| - Tcl_DoOneEvent | 68 | 0 | 50,4% | 0.0% | 80% |
| Tcl_WaitForEvent | 61 | 61 | 45.2% | 45.2% | 90% |
| TclpHasSockets | 3 | 3 | 2.2% | 2.2% | 4% |
| - Tcl_DeleteTimerHandler | 3 | 0 | 2.2% | 0.0% | 4% |
| L Tcl_GetTime | 3 | 3 | 2.2% | 2.2% | 100% |
| şm.v:73 | 17 | 5 | 12.6% | 3.7% | 16% |
| - Tcl_DoOneEvent | 11 | 0 | 8.1% | 0.0% | 65% |
| — Tcl_WaitForEvent | 11 | 11 | 8.1% | 8.1% | 100% |
| test_sm.v:92 | 3 | 3 | 2,2% | 2,2% | 3% |
| · · · · · · · · · · · · · · · · · · · | | | | | |
| Ranked Design Units Call Tree | e Structural | J | | | <u></u> |

Figure 11-4. Expand the Hierarchical Function Call Tree

- 4. View the source code of a line that is using a lot of simulation time.
 - a. Verilog: Double-click *test_sm.v:105*. The Source window opens in the MDI frame with line 105 displayed (Figure 11-5).

VHDL: Double-click *test_sm.vhd:203*. The Source window opens in the MDI frame with line 203 displayed.

Figure 11-5. The Source Window Showing a Line from the Profile Data

| h C:/Tutorial/ | 'examples/tutorials/verilog/profiler/test_sm.v 🔹 🖬 🗙 |
|----------------|--|
| ln # | |
| 102 | always @(posedge clk) |
| 103 | outof = #5 out_wire; // put output in register |
| 104 | |
| 105 | always @ (outof) // any change of outof |
| 106 | \$display (\$time,,"outof = %h",outof); 🔤 🔤 |
| 107 | |
| 108 | integer i; |
| | |
| 🔳 wave | h test_sm.v |

View Profile Details

The Profile Details pane increases visibility into simulation performance. Right-clicking any function in the Ranked or Call Tree views in the Profile pane opens a popup menu that includes a **Function Usage** selection. When you select **Function Usage**, the Profile Details pane opens and displays all instances that use the selected function.

- 1. View the Profile Details of a function in the Call Tree view.
 - a. Right-click the *Tcl_WaitForEvent* function and select **Function Usage** from the popup menu.

The Profile Details pane displays all instances using function *Tcl_WaitForEvent* (Figure 11-6). The statistical performance data show how much simulation time is used by *Tcl_Close* in each instance.

| Profile Details 💳 | | | | - + B × |
|-----------------------------------|--------------------|----|----------|---------|
| Instances using function: Tcl_Wai | itForEvent | | | |
| ₹ Name | Under(raw) In(raw) | | Under(%) | In(%) |
| 🗾 /test_sm | 61 | 61 | 45.2% | 45.2% |
| <pre>/test_sm/sm_seq0/sm_0</pre> | 11 | 11 | 8.1% | 8.1% |

Figure 11-6. Profile Details of the Function *Tcl_Close*

When you right-click a selected function or instance in the Structural pane, the popup menu displays either a Function Usage selection or an Instance Usage selection, depending on the object selected.

- 1. View the Profile Details of an instance in the Structural view.
 - a. Select the Structural tab to change to the Structural view.
 - b. Right-click *test_sm* and select **Expand All** from the popup menu.
 - c. Verilog: Right-click the *sm_0* instance and select **Instance Usage** from the popup menu. The Profile Details shows all instances with the same definition as /*test_sm/sm_seq0/sm_0* (Figure 11-7).

Figure 11-7. Profile Details of Function sm_0

| Instances with same definition as /te | est sm/sm seg0/sm | 0 | | | |
|---------------------------------------|-------------------|----|-------------|------|--|
| ▼ Name | Under(raw) In(rav | | der(%) In(% | ;) | |
| 🧾 /test_sm/sm_seq0/sm_0 | 15 | 15 | 8.3% | 8.3% | |

VHDL: Right-click the *dut* instance and select **Instance Usage** from the popup menu. The Profile Details shows all instances with the same definition as */test_sm/dut*.

Filtering and Saving the Data

As a last step, you will filter out lines that take less than 3% of the simulation time using the Profiler toolbar, and then save the report data to a text file.

- 1. Filter lines that take less than 3% of the simulation time.
 - a. Click the Call Tree tab of the Profile pane.
 - b. Change the **Under(%)** field to 3 (Figure 11-8).

Figure 11-8. The Profiler Toolbar



If you do not see these toolbar buttons, right-click in a blank area of the toolbar and select Profile.

c. Click the **Refresh Profile Data** button.

ModelSim filters the list to show only those lines that take 3% or more of the simulation time (Figure 11-9).

Figure 11-9. The Filtered Profile Data

| Profile 🤆 | | | | | |
|-------------------------------|-------------------|------------|----------|-------|-----------|
| ▼ Name | Under(raw) In(rav | <i>i</i>) | Under(%) | In(%) | %Parent |
| ⊑test_sm.v:105 | 85 | 17 | 63.0% | 12.6% | 78% |
| - Tcl_DoOneEvent | 68 | 0 | 50.4% | 0.0% | 80% |
| L Tcl_WaitForEvent | 61 | 61 | 45.2% | 45.2% | 90% |
| şm.v:73 | 17 | 5 | 12.6% | 3.7% | 16% |
| - Tcl_DoOneEvent | 11 | 0 | 8.1% | 0.0% | 65% |
| L Tcl_WaitForEvent | 11 | 11 | 8.1% | 8,1% | 100% |
| Ranked Design Units Call Tree | Structural | | | | <u>«»</u> |

- 2. Save the report.
 - a. Click the save icon in the Profiler toolbar.
 - b. In the Profile Report dialog (Figure 11-10), select the **Call Tree** Type.

| Profile Report | × |
|--|--|
| Туре | Performance / Memory data |
| Call Tree Ranked Structural Root(opt): Include function call hierarchy Specify structure level Callers and Callees | Default (data collected) Performance only Memory only Performance and memory |
| Function: C Function to instance Function: C Instances using same definition Instance: | Cutoff percent C Default (0%) Specify 3 |
| Output C Write to transcript Write to file calltree.rpt View file | Browse |
| | OK Cancel |

Figure 11-10. The Profile Report Dialog

- c. In the Performance/Memory data section select **Default** (data collected).
- d. Specify the Cutoff percent as 3%.
- e. Select Write to file and type calltree.rpt in the file name field.
- f. View file is selected by default when you select Write to file. Leave it selected.
- g. Click OK.

The *calltree.rpt* report file will open automatically in Notepad (Figure 11-11).

| Calltree.rpt | | | | | | | |
|---|--|-----------------------------------|------------------------------|----------------------------|----------------------|--|--|
| TTOIM 6 A F | Beta l Simula | tor 2008 | 04 Jpr 8 | 2008 | | | |
| VSIM 0.41 Platform: win32 | Jeca i Simule | | O4 APL 0 | 2000 | | | |
| Calltree profile gene | erated Wed Ar | r 09 18:1 | 0:09 2008 | | | | |
| Number of samples: 13 | - | | | | | | |
| Number of samples in | | .09 (81%) | | | | | |
| Cutoff percentage: 🔅 | | | | | | | |
| Keep unknown: O | | | | | | | |
| keep unknown: U | | Collapse sections: 0 | | | | | |
| - | | | | | | | |
| Collapse sections: O |) | | | | | | |
| Collapse sections: O Collect callstacks: (Memory trim height: (| - | | | | | | |
| Collapse sections: O Collect callstacks: (Memory trim height: (Keep free: l |) | | | | | | |
| Collapse sections: O Collect callstacks: (Memory trim height: (|) | nel) | | | | | |
| Collapse sections: O Collect callstacks: (Memory trim height: (Keep free: 1 Profile data: vsimk |) | · | Under(%) | In(%) | %Parent | | |
| Collapse sections: 0 Collect callstacks: (Memory trim height: (Keep free: 1 Profile data: vsimk Name |) (ModelSim ker Under(raw) | In(raw) | | | | | |
| Collapse sections: 0 Collect callstacks: (Memory trim height: (Keep free: 1 Profile data: vsimk Name test_sm.v:105 |) (ModelSim ker Under(raw) 85 | In(raw) 17 | 63.0 | 12.6 | 78 | | |
| Collapse sections: 0 Collect callstacks: (Memory trim height: (Keep free: 1 Profile data: vsimk Name |) (ModelSim ker Under(raw) 85 68 | In(raw) 17 | 63.0 50.4 | 12.6 | 78 80 | | |
| Collapse sections: 0 Collect callstacks: (Memory trim height: (Keep free: 1 Profile data: vsimk Name test_sm.v:105 Tcl_DoOneEvent |) (ModelSim ker Under(raw) 85 68 61 | In(raw) 17 0 61 | 63.0 50.4 | 12.6 0.0 45.2 | 78 80 90 | | |
| Collapse sections: 0 Collect callstacks: (Memory trim height: (Keep free: 1 Profile data: vsimk Name test_sm.v:105 Tcl_DoOneEvent Tcl_WaitForEvent sm.v:73 |) (ModelSim ker Under(raw) 85 68 61 | In(raw) 17 0 61 5 | 63.0 50.4 45.2 12.6 | 12.6 0.0 45.2 3.7 | 78 80 90 16 | | |

Figure 11-11. The *calltree.rpt* Report

You can also output this report from the command line using the **profile report** command. See the *ModelSim Command Reference* for details.

Lesson Wrap-Up

This concludes this lesson. Before continuing we need to end the current simulation.

Select **Simulate > End Simulation**. Click Yes.

Chapter 12 Simulating With Code Coverage

Introduction

ModelSim Code Coverage gives you graphical and report file feedback on which executable statements, branches, conditions, and expressions in your source code have been executed. It also measures bits of logic that have been toggled during execution.



Note.

The functionality described in this lesson requires a coverage license feature in your ModelSim license file. Please contact your Mentor Graphics sales representative if you currently do not have such a feature.

Design Files for this Lesson

The sample design for this lesson consists of a finite state machine which controls a behavioral memory. The test bench *test_sm* provides stimulus.

The ModelSim installation comes with Verilog and VHDL versions of this design. The files are located in the following directories:

Verilog – *<install_dir>/examples/tutorials/verilog/coverage*

VHDL – <*install_dir*>/*examples*/*tutorials*/*vhdl*/*coverage*

This lesson uses the Verilog version in the examples. If you have a VHDL license, use the VHDL version instead. When necessary, we distinguish between the Verilog and VHDL versions of the design.

Related Reading

User's Manual Chapter: Code Coverage.

Compile the Design

Enabling Code Coverage is a simple process: You compile the design files and identify which coverage statistics you want to collect. Then you load the design and tell ModelSim to produce those statistics.

1. Create a new directory and copy the tutorial files into it.

Start by creating a new directory for this exercise (in case other users will be working with these lessons). Create the directory and copy all files from <*install_dir>/modeltech/examples/tutorials/verilog/coverage* to the new directory.

If you have a VHDL license, copy the files in <*install_dir>/modeltech/examples/tutorials/vhdl/coverage* instead.

2. Start ModelSim and change to the exercise directory.

If you just finished the previous lesson, ModelSim should already be running. If not, start ModelSim.

a. Type vsim at a UNIX shell prompt or use the ModelSim icon in Windows.

If the Welcome to ModelSim dialog appears, click Close.

- b. Select **File > Change Directory** and change to the directory you created in step 1.
- 3. Create the working library.
 - a. Type vlib work at the ModelSim> prompt.
- 4. Compile all design files.
 - a. For Verilog Type vlog *.v at the ModelSim> prompt.

For VHDL – Type **vcom *.vhd** at the ModelSim> prompt.

- 5. Designate the coverage statistics you want to collect.
 - a. Type **vopt** +**cover=bcsxf** test_sm -o test_sm_opt at the ModelSim> prompt.

The +**cover=bcsxf** argument instructs ModelSim to collect branch, condition, statement, extended toggle, and finite state machine coverage statistics. Refer to the section Code Coverage Types in the User's Manual for more information on the available coverage types.

The **-o** argument is used to designate a name (in this case, *test_sm_opt*) for the optimized design. This argument is required with the vopt command.

Note.

By default, ModelSim optimizations are performed on all designs (see Optimizing Designs with vopt).

Load and Run the Design

- 1. Load the design.
 - a. Enter **vsim -coverage test_sm_opt** at the ModelSim> prompt. (The optimized design is loaded.)

The Coverage windows will open as shown in Figure 12-1.

Figure 12-1. Coverage Windows

| Missed Stateme | ents - by instance 🦳 😽 🖬 | × |
|----------------|--|---------------------|
| Missed State | ments | 1 |
| 🖃 🔐 test_ | sm.v | |
| − X | 24 # 5 | |
| | 24 into = {4'b0000,28'h0}; | |
| −X | 31 #5 | |
| | <pre>31 into = {4'b0001,28'b0};</pre> | |
| | 32 @ (posedge clk) | |
| | | - ▼ ∠ 5] |
| 🚺 这 Statement | 🔞 Branch 🧲 Condition 🧲 Expression 🕤 Toggle 🗲 FSM 🔘 Details 🔄 | <u>د ا</u> |

- 2. Run the simulation
 - a. Type **run 1 ms** at the VSIM> prompt.

When you load a design with Code Coverage enabled, ModelSim adds several coverage data columns to the Files and Structure (sim) windows (Figure 12-2). Use the horizontal scroll bar to see more coverage data columns. (Your results may not match those shown in the figure.)

| sim (Local Coverage Aggrega | tion) ——— | | | | | | |
|-----------------------------|---------------|----------------|------------|-----------|-------------|--------|------------|
| Instance | Design unit | Total coverage | Stmt count | Stmt hits | Stmt misses | Stmt % | Stmt graph |
| 📃 🗾 test_sm | test_sm(fast) | 54.5% | 77 | 70 | 1 7 | 90.9% | |
| — 🗾 пор | test_sm(fast) | | | | | | |
| — 🗾 ctrl | test_sm(fast) | | | | | | |
| — 🗾 wt_wd | test_sm(fast) | | | | | | |
| — <u>,</u> wt_blk | test_sm(fast) | | | | | | |
| — 🗾 rd_wd | test_sm(fast) | | | | | | |
| — 🗾 ill_op | test_sm(fast) | | | | | | |
| 🕁 🗾 sm_seq0 | sm_seq(fast) | 71.1% | . 16 | 15 | i 1 | 93.8% | |
| 🕁 🗾 sram_0 | beh_sram(f | 66.2% | , 6 | 5 | 5 1 | 83.3% | |
| —🥘 #INITIAL#83 | test_sm(fast) | | | | | | |
| —🕘 #INITIAL#87 | test_sm(fast) | | | | | | |
| — ④ #ALWAYS#102 | test_sm(fast) | | | | | | |
| —🥘 #ALWAYS#105 | test_sm(fast) | | | | | | |
| └ 🥝 #INITIAL#113 | test_sm(fast) | | | | | | |
| 🔀 #vsim_capacity# | | | | | | | |
| | | | | | | | |

Figure 12-2. Code Coverage Columns in the Structure (sim) Window

You can open and close coverage windows with the **View > Coverage** menu selection.




Figure 12-3. View > Coverage Menu

All coverage windows can be re-sized, rearranged, and undocked to make the data more easily viewable. To resize a window, click-and-drag on any border. To move a window, click-and-drag on the header handle (three rows of dots in the middle of the header) or click and drag the tab. To undock a window you can select it then drag it out of the Main window, or you can click the Dock/Undock button in the header bar (top right). To redock the window, click the Dock/Undock button again.

We will look at some of the coverage windows more closely in the next exercise. For complete details on each window, Refer to the section Windows Containing Code Coverage Data in the User's Manual.

Coverage Statistics in the GUI

Let's take a look at the data in the coverage data displayed in different coverage windows.

- 1. View statistics in the Structure (sim) window.
 - a. Select the **sim** tab and use the horizontal scroll bar to view coverage data in the coverage columns. Coverage statistics are shown for each object in the design.
 - b. Select the **Files** tab to switch to the Files window and scroll to the right. Click the right-mouse button on any column name and select the coverage data columns you want to display from the popup list (Figure 12-4).

Figure 12-4. Right-click a Column Heading to Show Column List



All checked columns are displayed. Unchecked columns are hidden. The status of every column, whether displayed or hidden, is persistent between invocations of ModelSim.

- 2. View statistics in the Missed Statements window.
 - a. Click the Statement tab to open the Missed Statements window (Figure 12-1).



| Missed Stateme | ents - by instance 💳 👘 | a x |
|----------------|---|----------|
| Missed Stater | nents | |
| 🖃 🗔 test_ | Sm.V | |
| I | 24 # 5 | |
| | 24 into = {4'b0000,28'h0}; | |
| ⊢X | 31 #5 | |
| ⊢X | <pre>31 into = {4'b0001,28'b0};</pre> | |
| ⊢X | 32 @ (posedge clk) | |
| | | _ [•] |
| Statement | B ranch C Condition E Expression T Toggle F FSM D Details | <u> </u> |

- b. Select different files from the Files window. The Missed Statements window updates to show statistics for the selected file.
- c. Double-click any entry in the Missed Statements window to display that line in a Source window.
- 3. Undock the Coverage Details window.

a. Click the Details tab to open the Coverage Details window.

If the Details tab isn't visible, select **View > Coverage > Details** from the Main menu.

b. Click the Dock/Undock button in the upper right hand corner of the window. The Coverage Details window will appear as a stand-alone window (Figure 12-6).

Figure 12-6. Coverage Details Window Undocked

| 🚺 Coverage Details 📃 🔲 🗙 |
|--|
| File Window |
| Coverage Details 👘 🗰 🔀 |
|] □ - ☞ 및 % ቆ ½ ʰ 能 ≌ ⊇ ⊇ # ≌ ╚ |
| Instance: /test_sm |
| Signal: dat |
| Node count: 32 |
| 1H->0L: 6 0L->1H: 10 |
| 0L->Z: 337462 |
| Z->0L: 337491 |
| 1H->Z: 28144 |
| Z->1H: 28143 |
| Toggle Coverage: 18.75% |
| 0/1 Coverage: 21.88% |
| Full Coverage: 47.92% |
| Z Coverage: 60.94% |
| |

- 4. View toggle coverage statistics in the Coverage Details window.
 - a. Switch to the Missed Toggles window by selecting the Toggle tab.

If the Toggle tab isn't visible, select **View > Coverage > Toggle Coverage** from the Main menu.

- b. Select any object in the Toggle tab and view its coverage statistics in the Coverage Details window.
- 5. View instance coverage statistics.
 - a. Click the Instance tab to switch to the Instance Coverage window.

If the Instance tab isn't visible, select **View > Coverage > Instance Coverage** from the Main menu.

The Instance Coverage window displays coverage statistics for each instance in a flat, non-hierarchical view. Double-click any instance in the Instance Coverage window to see its source code displayed in the Source window.

| Instance Coverage | | | | | | + 2 | X |
|-------------------------|-------------|------------|------------|-------------|--------------|------------|-----|
| TInstance | Design unit | Stmt count | Stmt hits | Stmt misses | Stmt % | Stmt graph | Br |
| 🗾 /test_sm | test_sm | 77 | 70 | 7 | 90.9% | | |
| 🗾 /test_sm/sm_seq0 | sm_seq | 16 | 15 | 1 | 93.8% | | ו |
| 🗾 /test_sm/sm_seq0/sm_0 | sm | 22 | 19 | 3 | 86.4% | | ן כ |
| 📕 /test_sm/sram_0 | beh_sram | 6 | 5 | 1 | 83.3% | | ן כ |
| T | | | | | | | F |
| Statement 🖪 Branch 🥃 | Condition 度 | Expression | 🝸 Toggle 🛛 | 🖻 FSM [🚺 D | etails [🚺 : | Instance 📃 | « » |

Figure 12-7. Instance Coverage Window

Coverage Statistics in the Source Window

The Source window contains coverage statistics of its own.

- 1. View coverage statistics for *beh_sram* in the Source window.
 - a. Double-click *beh_sram.v* in the **Files** window to open a source code view in the Source window.
 - b. Scroll the Source window to view the code shown in Figure 12-8.




Figure 12-8. Coverage Statistics in the Source Window

The Source window includes a Hits and a BC column to display statement Hits and Branch Coverage, respectively. In Figure 12-8, the mouse cursor is hovering over the source code in line 41. This causes the coverage icons to change to coverage numbers. Table 12-1 describes the various coverage icons.

| Icon | Description |
|-----------------|--|
| green checkmark | indicates a statement that has been executed |

| Icon | Description |
|--------------------------------------|---|
| red X | indicates that a statement in that line has not been executed (zero hits) |
| green E | indicates a line that has been excluded from code coverage statistics |
| red X _T or X _F | indicates that a true or false branch (respectively) of a conditional statement has not been executed |

c. Select Tools > Code Coverage > Show coverage numbers.

The coverage icons in the Hits and BC columns are replaced by execution counts on every line. An ellipsis (...) is displayed whenever there are multiple statements on the line.

| Figure 12-9. Coverage | Numbers Shown b | v Hoverina | the Mouse Pointer |
|-----------------------|-----------------|------------|-------------------|
| | | J | |

| h C:/Tuto | h C:/Tutorial/examples/tutorials/verilog/coverage/beh_sram.v - by file 💷 👬 🗰 🔀 | | | | | |
|-----------|--|---------|--|--|--|--|
| Hits | BC | Ln# | ▲ | | | |
| | | 38 | | | | |
| 50001 | | 39 | always 🖲 (negedge clk) | | | |
| 50001 | 50000t 1f | 40 | if (rd_ wr_) begin | | | |
| 50000 | 9372t 40628f | 41 | if (!rd_) | | | |
| 9372 | | 42 | <pre>dat_r <= #M_DLY mem[addr];</pre> | | | |
| 50000 | 9376t 40624f | 43 | if (!wr_) | | | |
| 9376 | | 44 | mem[addr] <= #M_DLY dat; | | | |
| | | 45 | | | | |
| | | 46 | end | | | |
| | | 47 | else | | | |
| 1 | 0t 1f | 48 | if ((rd_ wr_) == 0) | | | |
| 0 | | 49 | <pre>\$display(\$stime,, "Error: Simultaneous R</pre> | | | |
| | | 50 | | | | |
| | | | | | | |
| Branch | Condition 🕅 💽 Expre | ssion 🔽 | Toggle 🗲 FSM 🚺 Details 🥃 Instance h beh_sram.v - by file 🚺 | | | |

d. Select **Tools > Code Coverage > Show coverage numbers** again to uncheck the selection and return to icon display.

Toggle Statistics in the Objects Window

Toggle coverage counts each time a logic node transitions from one state to another. Earlier in the lesson you enabled six-state toggle coverage by using the **-cover x** argument with the vlog or vcom command. Refer to the section Toggle Coverage in the User's Manual for more information.

- 1. View toggle data in the Objects window.
 - a. Select *test_sm* in the Structure (sim) window.
 - b. If the Objects window isn't open already, select **View > Objects**. Scroll to the right to see the various toggle coverage columns, or undock and expand the window until all columns are displayed (Figure 12-10).

| Objects 🦳 🔤 | | | | | | | = | | | | | | |
|--------------|---------|--------------|----------|--------|--------|--------|--------|-------|-------|--------|----------|-----------|-------|
| 🖻 🏘 📰 🖻 | Ъ | | | | | | | | | | | | |
| Name | Value V | Kind | Mode | 1H->0L | 0L->1H | 0L->Z | Z->0L | 1H->Z | Z->1H | #Nodes | #Toggled | % Toggled | % 01 |
| 🛨 🔶 i | | Integer | Internal | 0 | 0 |) (| 0 | 0 | C | 32 | : 0 |) 0% | , 0 |
| 🛨 🔶 loop | xxxx | Packed Array | Internal | 0 | 0 | · C | 0 | 0 | C | 32 | : 0 |) 0% | , C |
| 🧇 rd_ | St1 | Net | Internal | 9372 | 9372 | : C | 0 | 0 | C | 1 | 1 | l 100% | , 100 |
| 🧇 wr_ | St0 | Net | Internal | 4689 | 4688 | ; C | 0 | 0 | C | 1 | 1 | l 100% | , 100 |
| 🛨 🔶 into | 0000 | Packed Array | Internal | 71870 | 71876 | , C | 0 | 0 | C | 32 | : 11 | l 34.38% | 34.38 |
| 🛨 🔶 out_wire | 0000 | Net | Internal | 12493 | 12499 | · C | 0 | 0 | C | 32 | : 6 | 5 18.75% | 21.88 |
| 🛨 🔶 outof | 0000 | Packed Array | Internal | 12493 | 12499 | · C | 0 | 0 | C | 32 | : 6 | 5 18.75% | 21.88 |
| 🛨 🔶 dat | 0000 | Net | Internal | 6 | 10 | 337462 | 337491 | 28144 | 28143 | 32 | : 6 | 5 18.75% | 21.88 |
| 🛨 🔶 addr | 0000 | Net | Internal | 15621 | 15624 | · 0 | 0 | 0 | C | 10 | | i 40% | , 40 |
| 🔶 rst | 0 | Register | Internal | 1 | 1 | C | 0 | 0 | C | 1 | 1 | l 100% | , 100 |
| 🔷 clk | 0 | Register | Internal | 50000 | 50000 | 0 | 0 | 0 | C | 1 | 1 | l 100% | , 100 |

Excluding Lines and Files from Coverage Statistics

ModelSim allows you to exclude lines and files from code coverage statistics. You can set exclusions with GUI menu selections, with a text file called an "exclusion filter file", or with "pragmas" in your source code. Pragmas are statements that instruct ModelSim to ignore coverage statistics for the bracketed code. Refer to the section Excluding Objects from Coverage in the User's Manual for more details on exclusion filter files and pragmas.

- 1. Display the Current Exclusions window if necessary.
 - a. Select View > Coverage > Current Exclusions.
- 2. Exclude a line in the Missed Statements window.
 - Right click a line in the Missed Statements window and select Exclude Selection. (You can also exclude the selection for the current instance only by selecting Exclude Selection For Instance <inst_name>.) The line will appear in the Current Exclusions window.

- 3. Exclude an entire file.
 - a. In the Files window, locate the *sm.v* file (or the *sm.vhd* file if you are using the VHDL example).
 - b. Right-click the file name and select **Code Coverage > Exclude Selected File** (Figure 12-11).

Figure 12-11. Excluding a File Using GUI Menus

| Files | | | Objects ==== |
|------------|-----------------|------------------------|--------------|
| ▼ Name | Specified p | oath Full path | ▼ Name |
| 🖃 🖉 sim | vsim.wlf | C:/Tutorial/example | 🖽 🔶 i |
| - vt sm.v | sm.v | C:/Tutorial/example | 🖃 🔶 loop 🖇 |
| - The sm_s | View Source | C:/Tutorial/example | 🔶 rd_ |
| - 🕀 beh_ | Code Coverage 🕨 | Code Coverage Reports | ≽ wr_ |
| - vi test | Dreperties | Exclude Selected File | ≽ into |
| | Properties | Clear Code Coverage Da | ata 👂 out_wi |
| | | | 🛨 🔶 dat |

The file is added to the Current Exclusions window.

- 4. Cancel the exclusion of *sm.v*.
 - a. Right-click *sm.v* in the Current Exclusions window and select **Cancel Selected Exclusions**.

Figure 12-12. Cancelling Selected Exclusions

| Current Exclusions 🧮 | | - + a × |
|------------------------|--|-----------------|
| 📊 🙀 sm.v. (entire file | ;); | |
| 🖃 🖓 test_sm.v | Cancel Selected Exclusions | |
| Line: 31 | Load Exclusion File Save Exclusion File | |
| | Show Pragma Exclusions | |
| Exclusions 🚺 De | tails 🧵 Instance 📊 beh_sram | .v - by fil 💶 🕨 |

Creating Code Coverage Reports

You can create textual or HTML reports on coverage statistics using menu selections in the GUI or by entering commands in the Transcript window. You can also create textual reports of coverage exclusions using menu selections.

To create textual coverage reports using GUI menu selections, do one of the following:

• Select **Tools > Coverage Report > Text** from the Main window menu bar.

- Right-click any object in the **sim** or **Files** windows and select **Code Coverage > Code Coverage Reports** from the popup context menu.
- Right-click any object in the Instance Coverage window and select **Code coverage reports** from the popup context menu. You may also select **Instance Coverage > Code coverage reports** from the Main window menu bar when the Instance Coverage window is active.

This will open the Coverage Text Report dialog (Figure 12-13) where you can elect to report on:

- o all files,
- o all instances,
- o all design units,
- specified design unit(s),
- specified instance(s), or
- specified source file(s).

ModelSim creates a file (named *report.txt* by default) in the current directory and immediately displays the report in the Notepad text viewer/editor included with the product.

| Coverage Text Report | X | | | |
|-----------------------------|-------------------|--|--|--|
| Report kind | | | | |
| Report on All files | | | | |
| DU Name | Browse | | | |
| File Name sm.v | Browse | | | |
| Instance Name | Browse | | | |
| 🗖 Recursive 🗖 Depth | | | | |
| Verbosity | Coverage Type | | | |
| C Default | | | | |
| totals per instance/DU/file | Assertions | | | |
| Details | Covergroups | | | |
| All Toggles | Cover directives | | | |
| Condition/Expression Tables | Code coverage | | | |
| Covergroup Options | All code coverage | | | |
| Source Annotation | Branches | | | |
| FEC Analysis | Conditions | | | |
| Metric Analysis | Expressions | | | |
| C Total Coverage | Statements | | | |
| | Fsms | | | |
| -Output Mode | ✓ Toggles | | | |
| 🔲 XML Format | | | | |
| Report Pathname | | | | |
| report.txt | Browse | | | |
| Append to file | | | | |
| | | | | |
| Advanced Options | OK Cancel | | | |

| Figure | 12-13. | Coverage | Text | Report | Dialog |
|--------|--------|----------|------|--------|--------|
|--------|--------|----------|------|--------|--------|

To create a coverage report in HTML, select **Tools > Coverage Report > HTML** from the Main window menu bar. This opens the Coverage HTML Report dialog where you can designate an output directory path for the HTML report.

| Figure 12-14. Coverage HTML Report Dialog | | | | | |
|---|---|--|--|--|--|
| Coverage HTML Report | × | | | | |
| Colorization Threshold High 90 Low 50 | Other Options Verbose INo Details No Source Code INo Frames | | | | |
| HTML Output Directory Path- | Browse | | | | |
| View report in browser when complete | | | | | |
| Restore Default | OK Cancel | | | | |

By default, the coverage report command will produce textual files unless the **-html** argument is used. You can display textual reports in the Notepad text viewer/editor included with the product by using the notepad <filename> command.

To create a coverage exclusions report, select **Tools > Coverage Report > Exclusions** from the Main window menu bar. This opens the Coverage Exclusions Report dialog where you can elect to show only pragma exclusions, only user defined exclusions, or both.

Figure 12-15. Coverage Exclusions Report Dialog

| Coverage Exclusion Report | × |
|---------------------------|-------------------------|
| Exclusion Type | User Defined Exclusions |
| Report Pathname | |
| exclusion.do | Browse |
| Append to file | |
| <u></u> | OK Cancel |

Lesson Wrap-Up

This concludes this lesson. Before continuing we need to end the current simulation.

1. Type **quit -sim** at the VSIM> prompt.

Introduction

Waveform Compare computes timing differences between test signals and reference signals. The general procedure for comparing waveforms has four main steps:

- 1. Select the simulations or datasets to compare
- 2. Specify the signals or regions to compare
- 3. Run the comparison
- 4. View the comparison results

In this exercise you will run and save a simulation, edit one of the source files, run the simulation again, and finally compare the two runs.

Note _

The functionality described in this tutorial requires a compare license feature in your ModelSim license file. Please contact your Mentor Graphics sales representative if you currently do not have such a feature.

Design Files for this Lesson

The sample design for this lesson consists of a finite state machine which controls a behavioral memory. The test bench *test_sm* provides stimulus.

The ModelSim installation comes with Verilog and VHDL versions of this design. The files are located in the following directories:

Verilog – *<install_dir>/examples/tutorials/verilog/compare*

VHDL – <*install_dir*>/*examples*/*tutorials*/*vhdl*/*compare*

This lesson uses the Verilog version in the examples. If you have a VHDL license, use the VHDL version instead. When necessary, instructions distinguish between the Verilog and VHDL versions of the design.

Related Reading

User's Manual sections: Waveform Compare and Recording Simulation Results With Datasets.

Creating the Reference Dataset

The reference dataset is the *.wlf* file that the test dataset will be compared against. It can be a saved dataset, the current simulation dataset, or any part of the current simulation dataset.

In this exercise you will use a DO file to create the reference dataset.

1. Create a new directory and copy the tutorial files into it.

Start by creating a new directory for this exercise (in case other users will be working with these lessons). Create the directory and copy all files from <*install_dir>/examples/tutorials/verilog/compare* to the new directory.

If you have a VHDL license, copy the files in <*install_dir>/examples/tutorials/vhdl/compare* instead.

2. Start ModelSim and change to the exercise directory.

If you just finished the previous lesson, ModelSim should already be running. If not, start ModelSim.

a. Type vsim at a UNIX shell prompt or use the ModelSim icon in Windows.

If the Welcome to ModelSim dialog appears, click Close.

- b. Select **File > Change Directory** and change to the directory you created in step 1.
- 3. Execute the following commands:
 - Verilog

```
vlib work
vlog *.v
vopt +acc test_sm -o opt_test_gold
vsim -wlf gold.wlf opt_test_gold
add wave *
run 750 ns
quit -sim
```

o VHDL

```
vlib work
vcom -93 sm.vhd sm_seq.vhd sm_sram.vhd test_sm.vhd
vopt +acc test_sm -o opt_test_gold
vsim -wlf gold.wlf opt_test_gold
add wave *
run 750 ns
quit -sim
```

vcom -93 sm.vhd sm_seq.vhd sm_sram.vhd test_sm.vhd

Creating the Test Dataset

The test dataset is the *.wlf* file that will be compared against the reference dataset. Like the reference dataset, the test dataset can be a saved dataset, the current simulation dataset, or any part of the current simulation dataset.

To simplify matters, you will create the test dataset from the simulation you just ran. However, you will edit the test bench to create differences between the two runs.

Verilog

- 1. Edit the test bench.
 - a. Select **File > Open** and open *test_sm.v*.
 - b. Scroll to line 122, which looks like this:

```
@ (posedge clk) wt_wd('h10,'haa);
```

- c. Change the data pattern 'aa' to 'ab':
 - @ (posedge clk) wt_wd('h10,'hab);
- d. Select **File > Save** to save the file.
- 2. Compile the revised file and rerun the simulation.

```
vlog test_sm.v
vopt +acc test_sm -o opt_test_gold
vsim opt_test_gold
add wave *
run 750 ns
```

VHDL

- 1. Edit the test bench.
 - a. Select **File > Open** and open *test_sm.vhd*.
 - b. Scroll to line 151, which looks like this:

```
wt_wd ( 16#10#, 16#aa#, clk, into );
```

- c. Change the data pattern 'aa' to 'ab': wt_wd (16#10#, 16#ab#, clk, into);
- d. Select **File > Save** to save the file.
- 2. Compile the revised file and rerun the simulation.
 - o VHDL

```
vcom test_sm.v
vopt +acc test_sm -o opt_test_gold
vsim opt_test_gold
add wave *
run 750 ns
```

Comparing the Simulation Runs

ModelSim includes a Comparison Wizard that walks you through the process. You can also configure the comparison manually with menu or command line commands.

- 1. Create a comparison using the Comparison Wizard.
 - a. Select Tools > Waveform Compare > Comparison Wizard.
 - b. Click the **Browse** button and select *gold.wlf* as the reference dataset (Figure 13-1). Recall that *gold.wlf* is from the first simulation run.

Figure 13-1. First dialog of the Waveform Comparison Wizard

| Comparison Wizard | | - 🗆 × |
|--|--|------------|
| The first step in creating a comparison is to open the reference and test datasets (.wlf files). | Reference Dataset | Browse |
| Either dataset can be a saved .wlf file or a dataset that is already opened. | | |
| Use the Browse buttons to browse for | Test Dataset | |
| a saved dataset, or click the down arrow to select a file from the dataset | Use Current Simulation | |
| selection history. | Update comparison after each run | |

- c. Leaving the test dataset set to Use Current Simulation, click Next.
- d. Select Compare All Signals in the second dialog (Figure 13-2) and click Next.

Figure 13-2. Second dialog of the Waveform Comparison Wizard

| Comparison Wizard | | |
|--|------------------------------|--|
| With the reference and test datasets selected, the next step is to select a comparison method. | Comparison Method | |
| Compare All Signals - compares all | Compare All Signals | |
| signals in the test dataset against the signals in the reference dataset. | C Compare Top Level Ports | |
| Compare Top Level Ports - compares | Specify Comparison by Signal | |
| the top level ports of the selected datasets. | Specify Comparison by Region | |
| Caracity Comparison by Circuit access | | |

e. In the next three dialogs, click **Next**, **Compute Differences Now**, and **Finish**, respectively.

ModelSim performs the comparison and displays the compared signals in the Wave window.

Viewing Comparison Data


Comparison data is displayed in the Structure (compare), Transcript, Objects, Wave and List windows. Compare objects are denoted by a yellow triangle.

The Compare window shows the region that was compared.

The Transcript window shows the number of differences found between the reference and test datasets.

The Objects window shows comparison differences when you select the comparison object in the Structure (compare) window (Figure 13-3).

Figure 13-3. Comparison information in the compare and Objects windows



Comparison Data in the Wave Window

The Wave window displays comparison information as follows:


• timing differences are denoted by a red X's in the pathnames column (Figure 13-4),

| 📰 wave - default | | | ∓∎× |
|-------------------------|-----------|-----------|---|
| sim:/test_sm/rd_ | St1 | | |
| 🧄 🧄 sim:/test_sm/wr_ | St1 | | |
| ⊕_★ compare:/test_sm/\i | -No Data- | | |
| ⊕_★ compare:/test_sm/\ | -No Data- | | |
| | -No Data- | | |
| ⊕ compare:/test_sm/\ | -No Data- | | |
| ⊕_★ compare:/test_sm/\ | -No Data- | | |
| | -No Data- | | |
| ⊕ compare:/test_sm/\ | -No Data- | | |
| | | | |
| Now | 750000 ps | 458800 ps | л I I I I I I I I I I I I I I I I I I I |
| Cursor 1 | 0 ps | | |
| | | | |
| wave h test_sm.v | | | < > |

Figure 13-4. Comparison objects in the Wave window

- red areas in the waveform view show the location of the timing differences,
- red lines in the scrollbars also show the location of timing differences,
- and, annotated differences are highlighted in blue.

The Wave window includes six compare icons that let you quickly jump between differences (Figure 13-5).



From left to right, the icons do the following: find first difference, find previous annotated difference, find previous difference, find next difference, find next annotated difference, find last difference. Use these icons to move the selected cursor.

The compare icons cycle through differences on all signals. To view differences in only a selected signal, use <tab> and <shift> - <tab>.

Comparison Data in the List Window

You can also view the results of your waveform comparison in the List window.

1. Add comparison data to the List window.

- a. Select **View > List** from the Main window menu bar.
- b. Drag the *test_sm* comparison object from the compare tab of the Main window to the List window.
- c. Scroll down the window.

Differences are noted with yellow highlighting (Figure 13-6). Differences that have been annotated have red highlighting.

| File Edit View Add Tools Window | | | | | |
|---------------------------------|---|--|--|--|--|
|] 🗋 🚅 🖶 🎒 | <u>₭ ๒ ፎ ቧ ቧ ₩ ฿ </u> ъ | | | | |
| ps−v | compare:/test_sm/\outof<>outof\compare:/test_sm/\out_wire<> | | | | |
| delta-v | compare:/test_sm/\rst<>rst\ | | | | |
| | compare:/test_sm/\clk<>clk\¬ | | | | |
| 430000 +0 | 000000000000000000000000000000000000000 | | | | |
| 431000 +1 | 000000000000000000000000000000000000000 | | | | |
| 435000 +0 | 000000000000000000000000000000000000000 | | | | |
| 440000 +0 | 000000000000000000000000000000000000000 | | | | |
| 450000 +0 | 000000000000000000000000000000000000000 | | | | |
| 451000 +1 | 000000000000000000000000000000000000000 | | | | |
| 451000 +2 | 000000000000000000000000000000000000000 | | | | |
| 455000 +0 | 000000000000000000000000000000000000000 | | | | |
| 460000 +0 | 000000000000000000000000000000000000000 | | | | |
| 469000 +1 | 000000000000000000000000000000000000000 | | | | |
| 470000 +0 | 000000000000000000000000000000000000000 | | | | |
| 471000 +1 | 000000000000000000000000000000000000000 | | | | |
| 471000 +2 | 000000000000000000000000000000000000000 | | | | |
| 475000 +0 | 000000000000000000000000000000000000000 | | | | |
| 480000 +0 | 000000000000000000000000000000000000000 | | | | |
| 490000 +0 | 000000000000000000000000000000000000000 | | | | |
| 491000 +1 | 000000000000000000000000000000000000000 | | | | |
| 163 lines | | | | | |

Figure 13-6. Compare differences in the List window

Saving and Reloading Comparison Data

You can save comparison data for later viewing, either in a text file or in files that can be reloaded into ModelSim.

To save comparison data so it can be reloaded into ModelSim, you must save two files. First, you save the computed differences to one file; next, you save the comparison configuration rules to a separate file. When you reload the data, you must have the reference dataset open.

- 1. Save the comparison data to a text file.
 - a. In the Main window, select Tools > Waveform Compare > Differences > Write Report.

b. Click Save.

This saves *compare.txt* to the current directory.

c. Type **notepad compare.txt** at the VSIM> prompt to display the report (Figure 13-7).

Figure 13-7. Coverage data saved to a text file

| Notepad | |
|---|-----|
| File Edit Window | |
| III compare.txt | _ 8 |
| Total signals compared = 11 | |
| Total primary differences = 6 | |
| Total secondary differences = 6 | |
| Number of primary signals with differences = 4 | |
| Diff number 1, From time 135 ns delta O to time 155 ns delta O. | |
| gold:/test_sm/into = 00000000000000000000000000000000000 | |
| sim:/test_sm/into = 00000000000000000000000000000000000 | |
| Diff number 2, From time 135 ns delta O to time 155 ns delta O. | |
| gold:/test_sm/into[0] = 0 | |
| sim:/test_sm/into[0] = 1 | |
| Diff number 3, From time 171 ns delta 1 to time 191 ns delta 1. | |
| gold:/test_sm/dat = 00000000000000000000000000000000000 | |
| sim:/test_sm/dat = 00000000000000000000000000000000000 | |
| Diff number 4, From time 171 ns delta 1 to time 191 ns delta 1. | |
| gold:/test_sm/dat[0] = St0 | |
| sim:/test_sm/dat[0] = St1 | |
| Diff number 5, From time 409 ns delta 1 to time 411 ns delta 2. | |
| gold:/test_sm/dat = 00000000000000000000000000000000000 | |
| sim:/test_sm/dat = 00000000000000000000000000000000000 | |
| Diff number 6, From time 409 ns delta 1 to time 411 ns delta 2. | |
| gold:/test_sm/dat[0] = St0 | |
| sim:/test_sm/dat[0] = St1 | |
| Diff number 7, From time 431 ns delta 1 to time 491 ns delta 1. | |
| 2014./tost_sw/out_wire0000000000000000000000000000000000 | |

- d. Close Notepad when you have finished viewing the report.
- 2. Save the comparison data in files that can be reloaded into ModelSim.
 - a. Select Tools > Waveform Compare > Differences > Save.
 - b. Click Save.

This saves *compare.dif* to the current directory.

- c. Select Tools > Waveform Compare > Rules > Save.
- d. Click Save.

This saves *compare.rul* to the current directory.

122

- e. Select Tools > Waveform Compare > End Comparison.
- 3. Reload the comparison data.
 - a. With the Structure (sim) window active, select **File > Open**.
 - b. Change the Files of Type to Log Files (*.wlf) (Figure 13-8).

Figure 13-8. Displaying Log Files in the Open dialog

| Open |] |
|--------|---|
| Cancel | Ī |
| | |

- c. Double-click *gold.wlf* to open the dataset.
- d. Select Tools > Waveform Compare > Reload.

Since you saved the data using default file names, the dialog should already have the correct Waveform Rules and Waveform Difference files specified (Figure 13-9).

| Reload and Redisplay Compare Differe | ences 🔤 🗖 🗙 |
|--------------------------------------|---------------------------|
| Waveform Rules file name | |
| | |
| compare.rul | Browse |
| | |
| Waveform Difference file name | |
| compare.dif | Browse |
| Teompare.air | Diowse |
| | |
| | <u>O</u> K <u>C</u> ancel |
| | |

Figure 13-9. Reloading saved comparison data

e. Click OK.

The comparison reloads. You can drag the comparison object to the Wave or List window to view the differences again.

Lesson Wrap-Up

This concludes this lesson. Before continuing we need to end the current simulation and close the *gold.wlf* dataset.

- 1. Type **quit -sim** at the VSIM> prompt.
- 2. Type **dataset close gold** at the ModelSim> prompt.

Introduction

Aside from executing a couple of pre-existing DO files, the previous lessons focused on using ModelSim in interactive mode: executing single commands, one after another, via the GUI menus or Main window command line. In situations where you have repetitive tasks to complete, you can increase your productivity with DO files.

DO files are scripts that allow you to execute many commands at once. The scripts can be as simple as a series of ModelSim commands with associated arguments, or they can be full-blown Tcl programs with variables, conditional execution, and so forth. You can execute DO files from within the GUI or you can run them from the system command prompt without ever invoking the GUI.

Note -

This lesson assumes that you have added the *<install_dir>/modeltech/<platform>* directory to your PATH. If you did not, you will need to specify full paths to the tools (i.e., vlib, vmap, vlog, vcom, and vsim) that are used in the lesson.

Related Reading

User's Manual Chapter: Tcl and Macros (DO Files).

Practical Programming in Tcl and Tk, Brent B. Welch, Copyright 1997

Creating a Simple DO File

Creating DO files is as simple as typing the commands in a text file. Alternatively, you can save the Main window transcript as a DO file. In this exercise, you will use the commands you enter in the Main window transcript to create a DO file that adds signals to the Wave window, provides stimulus to those signals, and then advances the simulation.

- 1. Load the *test_counter* design unit.
 - a. If necessary, start ModelSim.
 - b. Change to the directory you created in the "Basic Simulation" lesson.
 - c. Enter vsim testcounter_opt to load the optimized design unit.

- 2. Enter commands to add signals to the Wave window, force signals, and run the simulation.
 - a. Select **File > New > Source > Do** to create a new DO file.
 - b. Enter the following commands into the source window:

```
add wave count
add wave clk
add wave reset
force -freeze clk 0 0, 1 {50 ns} -r 100
force reset 1
run 100
force reset 0
run 300
force reset 1
run 400
force reset 0
run 200
```

- 3. Save the file.
 - a. Select **File > Save As**.
 - b. Type **sim.do** in the File name: field and save it to the current directory.
- 4. Load the simulation again and use the DO file.
 - a. Enter **quit -sim** at the VSIM> prompt.
 - b. Enter vsim testcounter_opt at the ModelSim> prompt.
 - c. Enter **do sim.do** at the VSIM> prompt.

ModelSim executes the saved commands and draws the waves in the Wave window.

5. When you are done with this exercise, select **File > Quit** to quit ModelSim.

Running in Command-Line Mode

We use the term "command-line mode" to refer to simulations that are run from a DOS/ UNIX prompt without invoking the GUI. Several ModelSim commands (e.g., vsim, vlib, vlog, etc.) are actually stand-alone executables that can be invoked at the system command prompt. Additionally, you can create a DO file that contains other ModelSim commands and specify that file when you invoke the simulator.

1. Create a new directory and copy the tutorial files into it.

Start by creating a new directory for this exercise. Create the directory and copy the following files into it:

- /<install_dir>/examples/tutorials/verilog/automation/counter.v
- /<install_dir>/examples/tutorials/verilog/automation/stim.do

This lesson uses the Verilog file *counter.v.* If you have a VHDL license, use *the counter.vhd* and *stim.do* files in the /<*install_dir>/examples/tutorials/vhdl/automation* directory instead.

2. Create a new design library and compile the source file.

Again, enter these commands at a DOS/ UNIX prompt in the new directory you created in step 1.

- a. Type vlib work at the DOS/ UNIX prompt.
- b. For Verilog, type **vlog counter.v** at the DOS/ UNIX prompt. For VHDL, type **vcom counter.vhd**.
- 3. Create a DO file.
 - a. Open a text editor.
 - b. Type the following lines into a new file:

```
# list all signals in decimal format
add list -decimal *
# read in stimulus
do stim.do
# output results
write list counter.lst
# quit the simulation
quit -f
```

- c. Save the file with the name *sim.do* and place it in the current directory.
- 4. Optimize the counter design unit.
 - a. Enter the following command at the DOS/UNIX prompt:

vopt +acc counter -o counter_opt

- 5. Run the batch-mode simulation.
 - a. Enter the following command at the DOS/UNIX prompt:

vsim -c -do sim.do counter_opt -wlf counter_opt.wlf

The **-c** argument instructs ModelSim not to invoke the GUI. The **-wlf** argument saves the simulation results in a WLF file. This allows you to view the simulation results in the GUI for debugging purposes.

- 6. View the list output.
 - a. Open *counter.lst* and view the simulation results. Output produced by the Verilog version of the design should look like the following:

| ns | - | /counter/count | |
|-----|-----|----------------|--|
| de | lta | /counter/clk | |
| | | /counter/reset | |
| 0 | +0 | x z * | |
| 1 | +0 | 0 z * | |
| 50 | +0 | 0 * * | |
| 100 | +0 | 0 0 * | |
| 100 | +1 | 0 0 0 | |
| 150 | +0 | 0 * 0 | |
| 151 | +0 | 1 * 0 | |
| 200 | +0 | 1 0 0 | |
| 250 | +0 | 1 * 0 | |
| • | | | |
| | | | |
| | | | |

The output may appear slightly different if you used the VHDL version.

7. View the results in the GUI.

Since you saved the simulation results in *counter.wlf*, you can view them in the GUI by invoking VSIM with the **-view** argument.

| ł | _ | |
|---|---|--|
| | 4 | |
| | | |

_Note ___ Make su

Make sure your PATH environment variable is set with the current version of ModelSim at the front of the string.

a. Type vsim -view counter_opt.wlf at the DOS/ UNIX prompt.

The GUI opens and a dataset tab named "counter" is displayed (Figure 14-1).

Figure 14-1. A Dataset in the Main Window Workspace

| counter ===== | | | 🛨 🖬 🛨 | Objects ====== ????? | |
|------------------------------|-------------|------------------|---------------------|----------------------|----------|
| Instance | Design unit | Design unit type | Visibility | Name | Value |
| 🧾 counter | counter | Module | +acc= <none></none> | 🛨 🔶 count | 01100100 |
| | | | | 🔷 clk | StO |
| | | | | 🔷 reset | StO |
| | | | | | |
| • | | | ۱. | | |
| 👖 Library 🌄 co | ounter | | < > | • | F |

b. Right-click the *counter* instance and select Add > To Wave > All items in region.

The waveforms display in the Wave window.

8. When you finish viewing the results, select **File > Quit** to close ModelSim.

Using Tcl with the Simulator

The DO files used in previous exercises contained only ModelSim commands. However, DO files are really just Tcl scripts. This means you can include a whole variety of Tcl constructs

such as procedures, conditional operators, math and trig functions, regular expressions, and so forth.

In this exercise, you create a simple Tcl script that tests for certain values on a signal and then adds bookmarks that zoom the Wave window when that value exists. Bookmarks allow you to save a particular zoom range and scroll position in the Wave window. The Tcl script also creates buttons in the Main window called bookmarks.

- 1. Create the script.
 - a. In a text editor, open a new file and enter the following lines:

```
proc add_wave_zoom {stime num} {
 echo "Bookmarking wave $num"
 bookmark add wave "bk$num" "[expr $stime - 50] [expr $stime +
100]" 0
 add button "$num" [list bookmark goto wave bk$num]
```

These commands do the following:

- Create a new procedure called "add_wave_zoom" that has two arguments, *stime* and num.
- Create a bookmark with a zoom range from the current simulation time minus 50 time units to the current simulation time plus 100 time units.
- Add a button to the Main window that calls the bookmark.
- b. Now add these lines to the bottom of the script:

```
add wave -r /*
when {clk'event and clk="1"} {
   echo "Count is [exa count]"
   if {[examine count]== "00100111"} {
      add_wave_zoom $now 1
   } elseif {[examine count]== "01000111"} {
      add_wave_zoom $now 2
   }
```

These commands do the following:

- Add all signals to the Wave window.
- Use a **when** statement to identify when *clk* transitions to 1.
- Examine the value of *count* at those transitions and add a bookmark if it is a certain value.
- c. Save the script with the name "add_bkmrk.do" into the directory you created in the **Basic Simulation lesson**.
- 2. Load the *test counter* design unit.
 - a. Start ModelSim.

- b. Select **File > Change Directory** and change to the directory you saved the DO file to in step 1c above.
- c. Enter the following command at the QuestaSim> prompt:

vsim testcounter_opt

- 3. Execute the DO file and run the design.
 - a. Type **do add_bkmrk.do** at the VSIM> prompt.
 - b. Type **run 1500 ns** at the VSIM> prompt.

The simulation runs and the DO file creates two bookmarks.

It also creates buttons (labeled "1" and "2") on the Main window toolbar that jump to the bookmarks (Figure 14-2).

Figure 14-2. Buttons Added to the Main Window Toolbar

| | a de la caracteria | new bookmarks | |
|--|--|--|--|
| File Edit View Compile | Simulate Add Transcript | Tools Layout Window Help | tha be to reach a search a be successed in |
| 🗅 🚅 🗑 🗇 🎒 . | x 🖻 🛍 🖄 💭 🗛 🖁 | 🗧 🗠 1 2 🛛 Help 👔 | A 🛛 🕸 🚟 🎝 🕅 🗍 |
| X• >X 🗈 🖻 🐐 | Layout Simulate | ◼▮▮ਫ਼ਞ७२२०. | |
| sim: | | 📭 wave - default | ala da serie e de la serie a |
| Instance | Design unit 📃 📥 | Mes | sages |
| #vsim_capacity# test_counter #INITIAL#17 #INITIAL#23 #INITIAL#23 | test_counter(fast) test_counter(fast) test_counter(fast) | <pre>/test_counter/clk /test_counter/reset /test_counter/reset /test_counter/count /test_counter/dut/count</pre> | 0 10 0 01001011 2 01001011 2 |

- c. Click the buttons and watch the Wave window zoom in and scroll to the time when *count* is the value specified in the DO file.
- d. If the Wave window is docked in the Main window make it the active window (click anywhere in the Wave window), then select Wave > Bookmarks > bk1. If the window is undocked, select View > Bookmarks > bk1 in the Wave window.

Watch the Wave window zoom in and scroll to the time when *count* is 00100111. Try the **bk2** bookmark as well.

Lesson Wrap-Up

This concludes this lesson.

1. Select **File > Quit** to close ModelSim.

Index

A aCC, 56 add dataflow command, 102 add wave command, 73 al, 105

— B —

break icon, 30 breakpoints in SystemC modules, 64 setting, 30 stepping, 32

— C —

C Debug, 64 Code Coverage enabling, 132 excluding lines and files, 139 reports, 140 Source window, 137 command-line mode, 156 Compile, 25 compile order, changing, 38 compiling your design, 18 Coverage enabling, 132 coverage report command, 143 cursors, Wave window, 74, 87

— D —

Dataflow window displaying hierarchy, 101 expanding to drivers/readers, 92 options, 101 tracing events, 94 tracing unknowns, 98 dataset close command, 153 design library working type, 19 design optimization, 17 documentation, 13 drivers, expanding to, 92

— E —

Enable coverage, 132 external libraries, linking to, 50

— F folders, in projects, 41 format, saving for Wave window, 77

— **G** — gcc, 56

— H — hierarchy, displaying in Dataflow window, 101

-L-

libraries design library types, 19 linking to external libraries, 50 mapping to permanently, 52 resource libraries, 19 working libraries, 19 working, creating, 23 linking to external libraries, 50

— M —

manuals, 13 mapping libraries permanently, 52 memories changing values, 118 initializing, 114 memory contents, saving to a file, 112

- N -notepad command, 152

— O optimization, 17 options, simulation, 44

— P — Performance Analyzer

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

filtering data, 127 physical connectivity, 92 Profiler profile details, 126 viewing profile details, 126 projects adding items to, 36 creating, 35 flow overview, 19 organizing with folders, 41 simulation configurations, 44

— **Q** — quit command, 50, 51

- R reference dataset, Waveform Compare, 146 reference signals, 145 run -all, 29 run command, 29

saving simulation options, 44 simulation basic flow overview, 17 restarting, 31 running, 28 simulation configurations, 44 Standard Developer's Kit User Manual, 14 stepping after a breakpoint, 32 SystemC setting up the environment, 56 supported platforms, 56 viewing in the GUI, 63

-T-

Tcl, using in the simulator, 158 test dataset, Waveform Compare, 147 test signals, 145 time, measuring in Wave window, 74, 87 toggle statistics, Signals window, 138 tracing events, 94 tracing unknowns, 98

— U —

unknowns, tracing, 98

-V-

vcom command, 106 vlib command, 106 vlog command, 106 vsim command, 24

-W-

Wave window adding items to, 72, 80 cursors, 74, 87 measuring time with cursors, 74, 87 saving format, 77 zooming, 73, 82
Waveform Compare reference signals, 145 saving and reloading, 151 test signals, 145
working library, creating, 18, 23

— X —

X values, tracing, 98

- Z -zooming, Wave window, 73, 82

End-User License Agreement

The latest version of the End-User License Agreement is available on-line at: www.mentor.com/terms_conditions/enduser

IMPORTANT INFORMATION

USE OF THIS SOFTWARE IS SUBJECT TO LICENSE RESTRICTIONS. CAREFULLY READ THIS LICENSE AGREEMENT BEFORE USING THE SOFTWARE. USE OF SOFTWARE INDICATES YOUR COMPLETE AND UNCONDITIONAL ACCEPTANCE OF THE TERMS AND CONDITIONS SET FORTH IN THIS AGREEMENT. ANY ADDITIONAL OR DIFFERENT PURCHASE ORDER TERMS AND CONDITIONS SHALL NOT APPLY.

END-USER LICENSE AGREEMENT ("Agreement")

This is a legal agreement concerning the use of Software (as defined in Section 2) between the company acquiring the license ("Customer"), and the Mentor Graphics entity that issued the corresponding quotation or, if no quotation was issued, the applicable local Mentor Graphics entity ("Mentor Graphics"). Except for license agreements related to the subject matter of this license agreement which are physically signed by Customer and an authorized representative of Mentor Graphics, this Agreement and the applicable quotation contain the parties' entire understanding relating to the subject matter and supersede all prior or contemporaneous agreements. If Customer does not agree to these terms and conditions, promptly return or, if received electronically, certify destruction of Software and all accompanying items within five days after receipt of Software and receive a full refund of any license fee paid.

1. ORDERS, FEES AND PAYMENT.

- 1.1. To the extent Customer (or if and as agreed by Mentor Graphics, Customer's appointed third party buying agent) places and Mentor Graphics accepts purchase orders pursuant to this Agreement ("Order(s)"), each Order will constitute a contract between Customer and Mentor Graphics, which shall be governed solely and exclusively by the terms and conditions of this Agreement, any applicable addenda and the applicable quotation, whether or not these documents are referenced on the Order. Any additional or conflicting terms and conditions appearing on an Order will not be effective unless agreed in writing by an authorized representative of Customer and Mentor Graphics.
- 1.2. Amounts invoiced will be paid, in the currency specified on the applicable invoice, within 30 days from the date of such invoice. Any past due invoices will be subject to the imposition of interest charges in the amount of one and one-half percent per month or the applicable legal rate currently in effect, whichever is lower. Prices do not include freight, insurance, customs duties, taxes or other similar charges, which Mentor Graphics will invoice separately. Unless provided with a certificate of exemption, Mentor Graphics will invoice Customer for all applicable taxes. Customer will make all payments free and clear of, and without reduction for, any withholding or other taxes; any such taxes imposed on payments by Customer hereunder will be Customer's sole responsibility. Notwithstanding anything to the contrary, if Customer appoints a third party to place purchase orders and/or make payments on Customer's behalf, Customer shall be liable for payment under such orders in the event of default by the third party.
- 1.3. All products are delivered FCA factory (Incoterms 2000) except Software delivered electronically, which shall be deemed delivered when made available to Customer for download. Mentor Graphics retains a security interest in all products delivered under this Agreement, to secure payment of the purchase price of such products, and Customer agrees to sign any documents that Mentor Graphics determines to be necessary or convenient for use in filing or perfecting such security interest. Mentor Graphics' delivery of Software by electronic means is subject to Customer's provision of both a primary and an alternate e-mail address.
- GRANT OF LICENSE. The software installed, downloaded, or otherwise acquired by Customer under this Agreement, 2. including any updates, modifications, revisions, copies, documentation and design data ("Software") are copyrighted, trade secret and confidential information of Mentor Graphics or its licensors, who maintain exclusive title to all Software and retain all rights not expressly granted by this Agreement. Mentor Graphics grants to Customer, subject to payment of applicable license fees, a nontransferable, nonexclusive license to use Software solely: (a) in machine-readable, object-code form; (b) for Customer's internal business purposes; (c) for the term; and (d) on the computer hardware and at the site authorized by Mentor Graphics. A site is restricted to a one-half mile (800 meter) radius. Customer may have Software temporarily used by an employee for telecommuting purposes from locations other than a Customer office, such as the employee's residence, an airport or hotel, provided that such employee's primary place of employment is the site where the Software is authorized for use. Mentor Graphics' standard policies and programs, which vary depending on Software, license fees paid or services purchased, apply to the following: (a) relocation of Software; (b) use of Software, which may be limited, for example, to execution of a single session by a single user on the authorized hardware or for a restricted period of time (such limitations may be technically implemented through the use of authorization codes or similar devices); and (c) support services provided, including eligibility to receive telephone support, updates, modifications, and revisions. For the avoidance of doubt, if Customer requests any change or enhancement to Software, whether in the course of receiving support or consulting services, evaluating Software or

otherwise, any inventions, product improvements, modifications or developments made by Mentor Graphics (at Mentor Graphics' sole discretion) will be the exclusive property of Mentor Graphics.

3. **ESC SOFTWARE.** If Customer purchases a license to use development or prototyping tools of Mentor Graphics' Embedded Software Channel ("ESC"), Mentor Graphics grants to Customer a nontransferable, nonexclusive license to reproduce and distribute executable files created using ESC compilers, including the ESC run-time libraries distributed with ESC C and C++ compiler Software that are linked into a composite program as an integral part of Customer's compiled computer program, provided that Customer distributes these files only in conjunction with Customer's compiled computer program. Mentor Graphics does NOT grant Customer any right to duplicate, incorporate or embed copies of Mentor Graphics' real-time operating systems or other embedded software products into Customer's products or applications without first signing or otherwise agreeing to a separate agreement with Mentor Graphics for such purpose.

4. BETA CODE.

- 4.1. Portions or all of certain Software may contain code for experimental testing and evaluation ("Beta Code"), which may not be used without Mentor Graphics' explicit authorization. Upon Mentor Graphics' authorization, Mentor Graphics grants to Customer a temporary, nontransferable, nonexclusive license for experimental use to test and evaluate the Beta Code without charge for a limited period of time specified by Mentor Graphics. This grant and Customer's use of the Beta Code shall not be construed as marketing or offering to sell a license to the Beta Code, which Mentor Graphics may choose not to release commercially in any form.
- 4.2. If Mentor Graphics authorizes Customer to use the Beta Code, Customer agrees to evaluate and test the Beta Code under normal conditions as directed by Mentor Graphics. Customer will contact Mentor Graphics periodically during Customer's use of the Beta Code to discuss any malfunctions or suggested improvements. Upon completion of Customer's evaluation and testing, Customer will send to Mentor Graphics a written evaluation of the Beta Code, including its strengths, weaknesses and recommended improvements.
- 4.3. Customer agrees that any written evaluations and all inventions, product improvements, modifications or developments that Mentor Graphics conceived or made during or subsequent to this Agreement, including those based partly or wholly on Customer's feedback, will be the exclusive property of Mentor Graphics. Mentor Graphics will have exclusive rights, title and interest in all such property. The provisions of this Subsection 4.3 shall survive termination of this Agreement.

5. RESTRICTIONS ON USE.

- 5.1. Customer may copy Software only as reasonably necessary to support the authorized use. Each copy must include all notices and legends embedded in Software and affixed to its medium and container as received from Mentor Graphics. All copies shall remain the property of Mentor Graphics or its licensors. Customer shall maintain a record of the number and primary location of all copies of Software, including copies merged with other software, and shall make those records available to Mentor Graphics upon request. Customer shall not make Software available in any form to any person other than Customer's employees and on-site contractors, excluding Mentor Graphics competitors, whose job performance requires access and who are under obligations of confidentiality. Customer shall take appropriate action to protect the confidentiality of Software and ensure that any person permitted access does not disclose or use it except as permitted by this Agreement. Log files, data files, rule files and script files generated by or for the Software (collectively "Files") constitute and/or include confidential information of Mentor Graphics. Customer may share Files with third parties excluding Mentor Graphics competitors provided that the confidentiality of such Files is protected by written agreement at least as well as Customer protects other information of a similar nature or importance, but in any case with at least reasonable care. Standard Verification Rule Format ("SVRF") and Tcl Verification Format ("TVF") mean Mentor Graphics' proprietary syntaxes for expressing process rules. Customer may use Files containing SVRF or TVF only with Mentor Graphics products. Under no circumstances shall Customer use Software or allow its use for the purpose of developing, enhancing or marketing any product that is in any way competitive with Software, or disclose to any third party the results of, or information pertaining to, any benchmark. Except as otherwise permitted for purposes of interoperability as specified by applicable and mandatory local law, Customer shall not reverse-assemble, reverse-compile, reverseengineer or in any way derive from Software any source code.
- 5.2. Customer may not sublicense, assign or otherwise transfer Software, this Agreement or the rights under it, whether by operation of law or otherwise ("attempted transfer"), without Mentor Graphics' prior written consent and payment of Mentor Graphics' then-current applicable transfer charges. Any attempted transfer without Mentor Graphics' prior written consent shall be a material breach of this Agreement and may, at Mentor Graphics' option, result in the immediate termination of the Agreement and licenses granted under this Agreement. The terms of this Agreement, including without limitation the licensing and assignment provisions, shall be binding upon Customer's permitted successors in interest and assigns.
- 5.3. The provisions of this Section 5 shall survive the termination of this Agreement.
- 6. **SUPPORT SERVICES.** To the extent Customer purchases support services for Software, Mentor Graphics will provide Customer with available updates and technical support for the Software which are made generally available by Mentor Graphics as part of such services in accordance with Mentor Graphics' then current End-User Software Support Terms located at http://supportnet.mentor.com/about/legal/.

7. LIMITED WARRANTY.

- 7.1. Mentor Graphics warrants that during the warranty period its standard, generally supported Software, when properly installed, will substantially conform to the functional specifications set forth in the applicable user manual. Mentor Graphics does not warrant that Software will meet Customer's requirements or that operation of Software will be uninterrupted or error free. The warranty period is 90 days starting on the 15th day after delivery or upon installation, whichever first occurs. Customer must notify Mentor Graphics in writing of any nonconformity within the warranty period. For the avoidance of doubt, this warranty applies only to the initial shipment of Software under the applicable Order and does not renew or reset, by way of example, with the delivery of (a) Software updates or (b) authorization codes or alternate Software under a transaction involving Software re-mix. This warranty shall not be valid if Software has been subject to misuse, unauthorized modification or improper installation. MENTOR GRAPHICS' ENTIRE LIABILITY AND CUSTOMER'S EXCLUSIVE REMEDY SHALL BE, AT MENTOR GRAPHICS OPTION, EITHER (A) REFUND OF THE PRICE PAID UPON RETURN OF SOFTWARE TO MENTOR GRAPHICS OR (B) MODIFICATION OR REPLACEMENT OF SOFTWARE THAT DOES NOT MEET THIS LIMITED WARRANTY, PROVIDED CUSTOMER HAS OTHERWISE COMPLIED WITH THIS AGREEMENT. MENTOR GRAPHICS MAKES NO WARRANTIES WITH RESPECT TO: (A) SERVICES; (B) SOFTWARE WHICH IS LICENSED AT NO COST; OR (C) BETA CODE; ALL OF WHICH ARE PROVIDED "AS IS."
- 7.2. THE WARRANTIES SET FORTH IN THIS SECTION 7 ARE EXCLUSIVE. NEITHER MENTOR GRAPHICS NOR ITS LICENSORS MAKE ANY OTHER WARRANTIES EXPRESS, IMPLIED OR STATUTORY, WITH RESPECT TO SOFTWARE OR OTHER MATERIAL PROVIDED UNDER THIS AGREEMENT. MENTOR GRAPHICS AND ITS LICENSORS SPECIFICALLY DISCLAIM ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT OF INTELLECTUAL PROPERTY.
- 8. **LIMITATION OF LIABILITY.** EXCEPT WHERE THIS EXCLUSION OR RESTRICTION OF LIABILITY WOULD BE VOID OR INEFFECTIVE UNDER APPLICABLE LAW, IN NO EVENT SHALL MENTOR GRAPHICS OR ITS LICENSORS BE LIABLE FOR INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES (INCLUDING LOST PROFITS OR SAVINGS) WHETHER BASED ON CONTRACT, TORT OR ANY OTHER LEGAL THEORY, EVEN IF MENTOR GRAPHICS OR ITS LICENSORS HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. IN NO EVENT SHALL MENTOR GRAPHICS' OR ITS LICENSORS' LIABILITY UNDER THIS AGREEMENT EXCEED THE AMOUNT PAID BY CUSTOMER FOR THE SOFTWARE OR SERVICE GIVING RISE TO THE CLAIM. IN THE CASE WHERE NO AMOUNT WAS PAID, MENTOR GRAPHICS AND ITS LICENSORS SHALL HAVE NO LIABILITY FOR ANY DAMAGES WHATSOEVER. THE PROVISIONS OF THIS SECTION 8 SHALL SURVIVE THE TERMINATION OF THIS AGREEMENT.
- 9. **LIFE ENDANGERING APPLICATIONS.** NEITHER MENTOR GRAPHICS NOR ITS LICENSORS SHALL BE LIABLE FOR ANY DAMAGES RESULTING FROM OR IN CONNECTION WITH THE USE OF SOFTWARE IN ANY APPLICATION WHERE THE FAILURE OR INACCURACY OF THE SOFTWARE MIGHT RESULT IN DEATH OR PERSONAL INJURY. THE PROVISIONS OF THIS SECTION 9 SHALL SURVIVE THE TERMINATION OF THIS AGREEMENT.
- 10. **INDEMNIFICATION.** CUSTOMER AGREES TO INDEMNIFY AND HOLD HARMLESS MENTOR GRAPHICS AND ITS LICENSORS FROM ANY CLAIMS, LOSS, COST, DAMAGE, EXPENSE OR LIABILITY, INCLUDING ATTORNEYS' FEES, ARISING OUT OF OR IN CONNECTION WITH CUSTOMER'S USE OF SOFTWARE AS DESCRIBED IN SECTION 9. THE PROVISIONS OF THIS SECTION 10 SHALL SURVIVE THE TERMINATION OF THIS AGREEMENT.

11. INFRINGEMENT.

- 11.1. Mentor Graphics will defend or settle, at its option and expense, any action brought against Customer in the United States, Canada, Japan, or member state of the European Union which alleges that any standard, generally supported Software product infringes a patent or copyright or misappropriates a trade secret in such jurisdiction. Mentor Graphics will pay any costs and damages finally awarded against Customer that are attributable to the action. Customer understands and agrees that as conditions to Mentor Graphics' obligations under this section Customer must: (a) notify Mentor Graphics promptly in writing of the action; (b) provide Mentor Graphics all reasonable information and assistance to settle or defend the action; and (c) grant Mentor Graphics sole authority and control of the defense or settlement of the action.
- 11.2. If a claim is made under Subsection 11.1 Mentor Graphics may, at its option and expense, (a) replace or modify Software so that it becomes noninfringing, or (b) procure for Customer the right to continue using Software, or (c) require the return of Software and refund to Customer any license fee paid, less a reasonable allowance for use.
- 11.3. Mentor Graphics has no liability to Customer if the claim is based upon: (a) the combination of Software with any product not furnished by Mentor Graphics; (b) the modification of Software other than by Mentor Graphics; (c) the use of other than a current unaltered release of Software; (d) the use of Software as part of an infringing process; (e) a product that Customer makes, uses, or sells; (f) any Beta Code; (g) any Software provided by Mentor Graphics' licensors who do not provide such indemnification to Mentor Graphics' customers; or (h) infringement by Customer that is deemed willful. In the case of (h), Customer shall reimburse Mentor Graphics for its reasonable attorney fees and other costs related to the action.
- 11.4. THIS SECTION IS SUBJECT TO SECTION 8 ABOVE AND STATES THE ENTIRE LIABILITY OF MENTOR GRAPHICS AND ITS LICENSORS AND CUSTOMER'S SOLE AND EXCLUSIVE REMEDY WITH RESPECT TO ANY ALLEGED PATENT OR COPYRIGHT INFRINGEMENT OR TRADE SECRET MISAPPROPRIATION BY ANY SOFTWARE LICENSED UNDER THIS AGREEMENT.

12. TERM.

- 12.1. This Agreement remains effective until expiration or termination. This Agreement will immediately terminate upon notice if you exceed the scope of license granted or otherwise fail to comply with the provisions of Sections 2, 3, or 5. For any other material breach under this Agreement, Mentor Graphics may terminate this Agreement upon 30 days written notice if you are in material breach and fail to cure such breach within the 30 day notice period. If a Software license was provided for limited term use, such license will automatically terminate at the end of the authorized term.
- 12.2. Mentor Graphics may terminate this Agreement immediately upon notice in the event Customer is insolvent or subject to a petition for (a) the appointment of an administrator, receiver or similar appointee; or (b) winding up, dissolution or bankruptcy.
- 12.3. Upon termination of this Agreement or any Software license under this Agreement, Customer shall ensure that all use of the affected Software ceases, and shall return it to Mentor Graphics or certify its deletion and destruction, including all copies, to Mentor Graphics' reasonable satisfaction.
- 12.4. Termination of this Agreement or any Software license granted hereunder will not affect Customer's obligation to pay for products shipped or licenses granted prior to the termination, which amounts shall immediately be payable at the date of termination.
- 13. **EXPORT.** Software is subject to regulation by local laws and United States government agencies, which prohibit export or diversion of certain products, information about the products, and direct products of the products to certain countries and certain persons. Customer agrees that it will not export Software or a direct product of Software in any manner without first obtaining all necessary approval from appropriate local and United States government agencies.
- 14. U.S. GOVERNMENT LICENSE RIGHTS. Software was developed entirely at private expense. All Software is commercial computer software within the meaning of the applicable acquisition regulations. Accordingly, pursuant to US FAR 48 CFR 12.212 and DFAR 48 CFR 227.7202, use, duplication and disclosure of the Software by or for the U.S. Government or a U.S. Government subcontractor is subject solely to the terms and conditions set forth in this Agreement, except for provisions which are contrary to applicable mandatory federal laws.
- 15. **THIRD PARTY BENEFICIARY.** Mentor Graphics Corporation, Mentor Graphics (Ireland) Limited, Microsoft Corporation and other licensors may be third party beneficiaries of this Agreement with the right to enforce the obligations set forth herein.
- 16. REVIEW OF LICENSE USAGE. Customer will monitor the access to and use of Software. With prior written notice and during Customer's normal business hours, Mentor Graphics may engage an internationally recognized accounting firm to review Customer's software monitoring system and records deemed relevant by the internationally recognized accounting firm to confirm Customer's compliance with the terms of this Agreement or U.S. or other local export laws. Such review may include FLEXIm or FLEXnet (or successor product) report log files that Customer shall capture and provide at Mentor Graphics' request. Customer shall make records available in electronic format and shall fully cooperate with data gathering to support the license review. Mentor Graphics shall bear the expense of any such review unless a material non-compliance is revealed. Mentor Graphics shall treat as confidential information all information gained as a result of any request or review and shall only use or disclose such information as required by law or to enforce its rights under this Agreement. The provisions of this section shall survive the termination of this Agreement.
- 17. CONTROLLING LAW, JURISDICTION AND DISPUTE RESOLUTION. The owners of the Mentor Graphics intellectual property rights licensed under this Agreement are located in Ireland and the United States. To promote consistency around the world, disputes shall be resolved as follows: This Agreement shall be governed by and construed under the laws of the State of Oregon, USA, if Customer is located in North or South America, and the laws of Ireland if Customer is located outside of North or South America. All disputes arising out of or in relation to this Agreement shall be submitted to the exclusive jurisdiction of Portland, Oregon when the laws of Oregon apply, or Dublin, Ireland when the laws of Ireland apply. Notwithstanding the foregoing, all disputes in Asia (except for Japan) arising out of or in relation to this Agreement shall be resolved by arbitration in Singapore before a single arbitrator to be appointed by the Chairman of the Singapore International Arbitration Centre ("SIAC") to be conducted in the English language, in accordance with the Arbitration Rules of the SIAC in effect at the time of the dispute, which rules are deemed to be incorporated by reference in this section. This section shall not restrict Mentor Graphics' right to bring an action against Customer in the jurisdiction where Customer's place of business is located. The United Nations Convention on Contracts for the International Sale of Goods does not apply to this Agreement.
- 18. **SEVERABILITY.** If any provision of this Agreement is held by a court of competent jurisdiction to be void, invalid, unenforceable or illegal, such provision shall be severed from this Agreement and the remaining provisions will remain in full force and effect.
- 19. MISCELLANEOUS. This Agreement contains the parties' entire understanding relating to its subject matter and supersedes all prior or contemporaneous agreements, including but not limited to any purchase order terms and conditions. Some Software may contain code distributed under a third party license agreement that may provide additional rights to Customer. Please see the applicable Software documentation for details. This Agreement may only be modified in writing by authorized representatives of the parties. All notices required or authorized under this Agreement must be in writing and shall be sent to the person who signs this Agreement, at the address specified below. Waiver of terms or excuse of breach must be in writing and shall not constitute subsequent consent, waiver or excuse.

Rev. 090402, Part No. 239301