























## **Managing Complexity**

- Use fast models to reduce complexity
  - 1000,000 net design 1000 billion pariwise relationships
- Which signals are prone to coupling noise?
- Net isolation techniques
  - electrical
  - critical
  - logical nodes cannot switch in same or opposite direction
  - temporal
- Quickly focus on the problem nets
- Identify significant aggressors
- Reduce time and space requirements to a manageable size



















## **Pre-Route Pruning**

- Victim Pruning
  - sensitivity to coupling effects
  - likelihood of being on a critical path (delay analysis only)
- Aggressor Pruning
  - drive strength and load
- Impact Pruning
  - victim-aggressor pairs
  - physical proximity of net pairs
  - relationship in the time domain

## **Post-Route Pruning**

- Geometric/Capacitive coupling
  - depends on magnitude of coupling capacitance as compared to total capacitance of net
  - Typically less than 10% of nets have significant couplings and couplings to only few nets are significant
- Structural Filtering
  - take into consideration the type of gate driving the nets
  - consider direction of signal propagation or location of driver
  - victim net with weak driver is more likely to have glitch
  - aggressor net with strong driver is more likely to cause glitch on victim nets
- Temporal Pruning
  - switching windows between victim and aggressor nets is used
- Functional or Logical Pruning
  - eliminate signals/paths that can never be responsible for noise
- Finally, need detailed analysis after filtering stage

12

## Timing and Logic Dependence for Glitch

- Structured filtering determines the potentially significant couplings
- Need to tie in the timing or switching window information to determine if indeed these are relevant
- Coupled nets switching at non-overlapping intervals
  - coupling capacitance can be converted to a grounded capacitance
- Coupled nets switch simultaneously with overlapped intervals
  - need to analyze both nets with their drivers simultaneously
  - coupling capacitance can be converted to a grounded capacitance with worst-case switch factor





## Criteria for Immunizing Against Crosstalk

- Need models for noise estimation and delay uncertainty computation with tight upper bounds
- Need timing windows and logical transition between coupled nets
- Need physical information
  - accurate estimation of RCs, congestion, density, pin location, and layer information in pre-routing stages
- Fidelity of models is important



## Issues for Delay Uncertainty Parameters that effect victim net's gate and interconnect delays aggressor net(s) coupling capacitance fast slew time at aggressor nets and large aggressor net drivers slow slew time on victim net and small victim net drivers

- proximity of aggressor driver to victim net's driver (same direction vs opposite direction signal propagation)
- power bounce in victim driver/receiver gates
- Impact the following delay components
  - victim net driver gate delay
  - victim net delay
  - victim net receiver gate delay



- Coupling adds delay ambiguity/uncertainty
  - amount of coupling depends on the temporal relationship between waveforms; coupling varies between nodes of distributed coupled RC networks
- Current timing tools employ a technique which convert coupling caps. to grounded caps by multiplying with a switch factor depending upon switching conditions
  - reduces coupled RC networks to just uncoupled RC networks
  - allows efficient interconnect delay analysis
  - introduces error in delay computation
  - can it be applicable for worst-case analysis?





## <section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>



### **Standard Practice**

- Use SF=2.0 for most coupling nets
  - coupled nets nets which are part of same logical bus
  - coupled clock nets and regular nets coupling to clock nets
  - pessimistic for some nets and could be optimistic?
  - due to disparity between rise/fall slew times switch factor could be more than 2!





## IR Drop

- Voltage drop in supply lines from currents drawn by cells
- Symptom: chip malfunctions on certain vectors
- Biggest problem: what's the worst-case vector?







# <section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item>













## Hot Electron Characterization



