

Design Flows for IP Integration: A Tutorial

Grant Martin
Fellow, Cadence Berkeley Labs

Medea+ Design Automation Conference and European EDA Week:
5 November 2003, 10:15



Abstract





- The last few years have seen a considerable evolution in the use and reuse of IP in system and SOC design. We have seen the emergence of a number of different design flows and methodologies, depending on the characteristics both of the IP and the end product. IP may be integrated at many different levels ranging from hard layouts of digital and analogue/mixed-signal cores, through re-synthesis of RTL designs, generation of parameterised implementations or just the reuse of algorithmic IP at the system level. How the IP gets integrated depends on the nature of the overall SoC design process - a single pass ASIC design, block-based integration of IP into an ad-hoc or fixed integration architecture, or perhaps application-oriented platform-based design. This tutorial will give an overview of various approaches for IP integration, and the issues associated with them, not neglecting the importance of the verification flows which are the necessary adjunct to design integration.

Outline

- The IP Integration Problem
- Integration Architectures
- Platform-Based Design IP Integration Design Flows
- Verification Integration Design Flows
- Physical Integration Design Flows
- The Business of IP Integration

IP Integration is a Question of Style(s)

IP Duality	IP Creator	Socket	IP Integrator
Reuse Style	Ad-hoc Block by Block	Planned Block by Block	SoC Platform
Design Style	Single-pass ASIC, ASSP or Custom	Block Based Design	Platform Based Design
Level	Soft	Firm	Hard
Issues	Control	Time and Space	Economics
AMS	None	AMS Dominant: A/d	Digital Dominant: D/a



Integration Architectures


- You'll need
 - an SoC Infrastructure
 - Functional IP
 - Verification IP
 - Interconnect (Bus System) IP
 -
 - Global concepts
 - Interrupt System
 - Clocking System
 - Design For Test
 - On Chip Debug System
- Helpful:
 - One company-wide design system that allows reuse of
 - EDA scripts (synthesis,.....)
 - Tool specific view libraries
 - Management Tools
 - Bug Tracking System
 - Clear Versioning Process
 -

Integration Architectures: Levels and Approaches

- By System Model
- By Verification Model
- By Physical Architecture Planning
- By Hard Block
- By Configuration

By System Modelling (SystemC)


Platform design problem



9 Source: Jon Connell, ARM: DAC 2002 Open System C Meeting: "Platform Modelling for System Design Using SystemC"


By Verification Modelling (The Functional Virtual Prototype (FVP))

Functional Virtual Prototype



- Executable specification
 - Transaction-level: 100x RTL speed
 - Architectural performance analysis
- Golden verification environment
 - Transaction coverage
 - Block-level reference models
 - Integration vehicle
- Early handoff vehicle
 - Embedded sw development
 - System design-in


By Physical Architecture Planning (Block-Based Design)




Tasks designed and sequenced to minimize interaction/iteration

By Hard Block (VSI "Hard" VC Methodology)

- Focus on integration of "hard" VCs
- Standardize delivery mechanism
- Enables mixed-signal virtual components



By Configuration: (Altera SOPC Builder)




13

Source: Altera web site www.altera.com

Platform-Based Design Integration Design Flows


- **Platform Based Design** is an organized method to reduce the time required and risk involved in designing and verifying a complex SoC, by heavy reuse of combinations of hardware and software IP. Rather than looking at IP reuse in a block by block manner, platform-based design aggregates groups of components into a reusable platform architecture.




Semiconductor IP can be hard, soft, or firm; analog or digital
Software IP can be source or object

14


Platform Alternatives




Full Application



Processor-Centric




Communications-Centric




Highly-Programmable

Where Did Platform-Based Design Come From?



- For SoC's, Platform-Based Design is the **next logical evolution** in Design Reuse.
- In TDD, Reuse in ASIC design is of **Cell-level Libraries**
- In BBD, Reuse in hierarchical design is of **major IP Blocks** (e.g., digital blocks built out of standard cells)
- In SOC, Reuse is of **Collections of IP blocks** organised into HW-SW architectures: also known as **Integration Platforms**

Motivation: Rapid, Low-Risk, High-Quality Derivative Design



THE PLATFORM DESIGN CHAIN

- The platform creator and user can be different depending on the composition of the platform

Platform Creator	Platform User
ARM PrimeXsys (general purpose)	Sanyo, STMicroelectronics,
TI OMAP (portable multimedia)	Acer, Ericsson, Nokia, Sony, TI, Handspring
Philips Nxpertia (multimedia)	Philips Electronics, Acer
Infineon Wireless	eAnywhere
Motorola Wireless i.250	RTX Telecom, Solomon Group, Giga Telecom, Benq, Eastcom, Compal Communication
Intel Xscale (general purpose)	Philips Electronics, Viewsonic Corporation, Microsoft PocketPC
Xilinx Vertex II	unknown

*IP Creator owns platform
Platform User is IDM & System*


*IDM owns platform
Platform User is themselves & System*

*IDM owns platform
Platform User is System*

*IDM owns platform,
Platform user is anyone*

There could also be a software-level platform, e.g. Palm

DESIGN CHAIN AND PLATFORM EXAMPLE



Source: Martin, G.; Schirmmeister, F., "A design chain for embedded systems,"
IEEE Computer magazine, Volume: 35 Issue: 3, 3/2002

19

Platform User Types – Impact on IP-Based Design Flows

"Power User"

- differentiates at all levels – software and hardware
- Develops additional custom hardware and software components

"Platform Differentiator"


- differentiates at the application level
- develops processor Application Software
- Uses existing libraries as hardware accelerators

"Complete Package User"


- expects complete solution (hardware and software)
- limited additional development and differentiations

20

Platform Design Methodologies: Platform Stacks




Platform-Based Design Extends an SOC Design Methodology




- Additional, incremental IP Design and Integration Issues


Platform-based Methodology for SoC Design




Platform-Based SOC Methodology



Platform Design Methodology (PDM)



Derivative Design Methodology (DDM)





What is Needed to Support Platform-Based Design?

To be usable, a platform at any level exists as a black box, with:

- a real implementation;
- a definable, complete architectural description (AD) (at least derivable from the implementation);
- a complete and accurate set of models describing its actual behavior (this may be redundant with the AD, or the AD may call for more models than yet exist);
- a set of tools to permit integration of the platform model into the model of a higher level system;
- a set of tools to permit integration of the real platform implementation into the implementation of a higher level system.

CoWare N2C: Commercial PBD design tool






Flexible Platform-Based Design
With the CoWare N2C™ Design System

8

CoWare, Inc.
October, 2000



Mentor Platform Express: Commercial PBD tool


Platform Express provides an intuitive environment for core-based SoC design creation and verification.

Major product features:



- Rapidly captures and verifies SoC design concepts
- SoC platform design kits available for leading ASIC and FPGA developers
- Drag and drop selection of Platform Core and IP
- Supports platforms comprising processors, memory, buses and peripherals
- Generates verification suites including diagnostics, test benches and simulator command scripts
- Integrates with hardware/software co-verification solutions

Major benefits for SoC designers:

- Allows more time to create



FVP Features: Design Space Exploration




Programmable Sweep of Parameters

- Cache Memory Size
- Number of DMA Channels
- FIFO/Buffer depths for custom blocks
- Power Estimation
- Die size
- Etc.

Parameter Sweep Results
Increase Memory Size – See Results


Functional Verification

- A verification methodology optimised for verification-based that:
 - Increases reuse of functional testbench components
 - From block through sub-system to chip and full system
 - From one design to derivative designs
 - Establishes functional coverage criteria
 - using transaction level coverage metrics
 - Improves debug time
 - through transaction level debug




Derivative Design Verification

- An interface change
 - No functional change



33


Physical Integration Design Flows: a harmonious variety of implementation architectures



34

Bus (On-Chip Communications Network) Planning

- Possible Hierarchy of On-Chip Buses:
 - System
 - Processor Sub-system
 - Peripheral
- Separation of Kernel (FB) from buses with bridges and interfaces reduces implementation and verification effort
- Bus hierarchy matches bandwidths and latency requirements to IP block needs
- Use of standardised bus architectures
 - Interface Wrappers: e.g. VSIA Virtual Component Interface (VCI)
 - Physical implementation of bus architecture has performance impacts
 - e.g. invariant timing using fixed buffer interfaces



35

Timing and Clocking Architecture


- Three types of clock domains are typical
 - System clock domain - fastest requirements
 - Processor clock domains for each processor subsystem
 - Peripheral clock domain (standard bus)
 - Others might include asynchronous clock domain for peripherals and additional bus domains
- Clock Gating
 - Power reduction – either by slow-down of processing where possible or power-down of whole sub-systems when idle (dynamic or statically scheduled)
 - Under system or software control
- Compatibility of clock domains
 - A variety of methods to ensure synchronisation of clock domains
 - For example, “13” is a magic number in GSM systems

36

One SoC Clocking architecture concept


- Allow all components of an SoC to run with an individual speed in a purely synchronous design
- Implementation via a decentralized clock gating concept and a single central clock source
 - Decentralized concept offers greater flexibility than a purely central approach
- Basic to this concept
 - 1 unique clock running with the highest frequency (system clock) used inside the SoC
 - Routed as a balanced clock tree all over the chip
 - System clock is assumed to be used for synthesis of all blocks
- Every component of the SoC (CPU, bus, peripherals) derives its clocks from this system clock
 - by pulse swallowing
 - using clock gating cells

Physical Layout Architecture Using a “Foundation Block Structure”




- Bus interface buffers in hard portion of foundation blocks (fixed IP kernel)
- Foundation block collar contains assigned Virtual Component interface logic
- VC Interface pins must be relocate in collar

Hybrid DFT Architecture




- Scan
- BIST
- ATPG
- Functional
- Legacy
- Interconnected Using JTAG 1149.1 interfaces into a Hybrid Test Architecture
- IP Blocks may use individual test methodologies but they are all interconnected into the standard SoC test architecture using the common interface

The AMS SoC Architecture



- New kinds of SoCs
 - AMS blocks *cannot* be treated as black boxes
 - Large AMS content
 - Constraints imposed from AMS design are strong
 - IC Design controlled by the *analog* designer, who “owns” the chip and its integration
- Requires digital (SP&R) technologies- treated as a black box
- Can call this “A/d” SoC as opposed to “D” or “D/a”

Infinion E-Gold PMB7860 AMS Derivative



Chip Planning: Basic Guidelines for incorporating AMS IP



- Controlling substrate noise
- Controlling noise around the periphery of an analog block
- Avoid routing over the analog block
- Controlling noise in the power rails
- Placing analog block far away from the noisy digital block
- Placing metal shielding completely around and over analog block
- Controlling cross talk noise within analog buses
- Limiting the length of the wire can deter the signal buses from attracting noise
- Controlling cross talk noise in the I/O rings
- Use of standards in AMS IP Creation and Integration

VSI Alliance: I/V and Mixed-Signal Standards

- Implementation / Verification
 - Phase 1: Hard VCs
 - Phase 2: Soft VCs
 - Phase 3: Firm VCs
- “Hard is easy, soft is hard”

- Mixed-Signal
 - Extend work of other DWGs for AMS VCs
 - Phase 1: Hard AMS VCs
 - Phase 2: System-Level Design w/AMS VCs



VSIA AMS Extensions

VSI Arch & I/V	Section	Deliverable	Currently Used Formats	VSI Format(s)	Hard	Comments
	2.6	Physical Block Implementation				
	2.6.1*	Block description	GDSII, LEF	GDSII	M	
	2.6.2*	Pin list/placement	LEF	VC LEF	M	Required if Hard is netlist based
	2.6.3*	Porosity/blockage file	LEF	VC LEF	M	
	2.6.4*	Footprint	LEF	VC LEF	M	
	2.6.5*	Power/ground	LEF/document	VC LEF	M	
	2.6.7*	Physical Netlist	Spice3 netlist format, Verilog-A Emerging: VHDL-AMS	VC Hspice	CM	

Extend for AMS	Section	Deliverable	Commonly Used Formats	VSI Format(s)	Hard	Comments
	2.6.A22	Interconnect Specifications				
	2.6.A22.1	Special Hookup Guidelines	document	document	M	
	2.6.A22.2	Routing Constraints	document	document	M	
	2.6.A22.3	Special Pin Requirements	document	document	M	
	2.6.A22.4	Additional Power, Ground, and Substrate Interconnect Constraints	document	document	M	

The Business of IP Integration



Welcome to the
SystemC Community



SystemC OCP Models
Now Available



Design And Reuse
*The Catalyst of Collaborative
SoC Design through EIP Exchange*



IP Qualification

- Some industry standards – MORE, OpenMORE, VSIA Quality DWG (Quality IP Metric)
- Self-applied: publicity
- Lack of 3rd party certification
- Many organisations certify incoming IP quality themselves
- 3rd party providers rely more on reputation than facts – their customers must provide the facts:
 - “Measuring IP quality costs time and effort. Many of the large system and semiconductor companies have spent the last seven years creating in-house IP quality procedures, and a number of them claim it costs as much as 3 man-months to verify the quality of one single piece of IP.”
 - Larry Cooke, “Why we don’t have IP quality yet”, EEDesign (online), July 24, 2003
- Conclusion – there is no current substitute for inspecting, QA’ing and certifying incoming 3rd party IP yourself

Conclusion

- IP reuse remains one of the big design challenges
- Design Flows for IP Integration depend on:
 - Reuse style
 - Design style
 - Level of Integration
- Platform-based design is one approach to integration that promotes high levels of reuse
 - Software as well as hardware architectures
- The business and standards aspects of IP Integration have a big impact on the design flows