





































































	S	CMOS Active (diffusio	n)		
	Rule	SU	вм		
			Lambda	Microns	
	2.1	Minimum width	3	0.9	
	2,2	Minimum spacing	3	0.9	
	2.3	Source/drain active to well edge	6	1.8	
	2.4	Substrate/well contact active to well edge	3	0.9	
	2.5	Minimum spacing between non-abutting active of different implant. Abutting active ("split-active") is illustrated under <u>Select Lavout</u> <u>Rules</u> .	4	1,2	
		Note: For analog and critical digital designs, MOSIS recommends th minimum MOS <i>channel widths</i> (active under poly) to be 10 lambda 3 microns for submission to AMI ABN and C5N	ie i.e.		
		N-plus-select			
		2.1 Active 2.2 Active 2.5 Active			



			SCMOS Select			
	R	tule	Description	S	ЈВМ	
				SUBM	Microns	
	4.	.1	Minimum select spacing to channel of transistor to ensure adequate source/drain width	3	0.9	
	4.	.2	Minimum select overlap of active	2	0.6	
	4.	.3	Minimum select overlap of contact	1	0.3	
	4.	.4	Minimum select width and spacing (Note: P-select and N-select may be coincident, but must <i>not</i> overlap) (not illustrated)	2	0.6	
			4.1 4.1 Poly 4.2 Active N+_Select* *The same rules apply with N+_Select and P+_Select reversed.			

SCMOS Contacts												
			Rule	Description	รเ	ЈВМ	Pule	Description	SU	вм		
					SUBM	Microns	, Kuic	Description	Lambda	Microns		
			5.1	Exact contact size	2x2	0.6×0.6	6.1	Exact contact size	2x2	0.6×0.6		
			5.3	Minimum contact spacing	3	0.9	6.3	Minimum contact spacing	3	0.9		
			5.4	Minimum spacing to gate of transistor	2	0.6	6.4	Minimum spacing to gate of transistor	2	0.6		
			5.2.b	Minimum poly overlap	1	0.3	6.2.b	Minimum active overlap	1	0.3		
					5.5.b	Minimum spacing to other poly	5	1.5	6.5.b	Minimum spacing to diffusion active	5	1.5
			5.6.b	Minimum spacing to	2	0.6	6.6.b	Minimum spacing to field poly (one contact)	2	0.6		
		H	,	contact)			6.7.b	Minimum spacing to field poly (many contacts)	3	0.9		
			5.7.b	spacing to active (many contacts)	3	0.9	6.8.b	Minimum spacing to poly contact	4	1.2		
									1			





	SC	MO	S Metal1		
Rule		Descrin	tion	SU	вм
Ture		Postalp	uvn	Lambda	Microns
7.1	Minimum width			3	0.9
7.2	Minimum spacing			3	0.9
7.3	Minimum overlap of any c	ontact		1	0.3
7.4	Minimum spacing when ei	ither metal	line is wider than 10 lambda	6	1.8
	7.1	Active	7.3 Metal1 Poly Metal1		

	SCMOS Via			
1		SU	вм	
Rule	Description	3+ Metal	Process	
		Lambda	Microns	
8.1	Exact size	2 x 2	0.6×0.6	
8.2	Minimum via1 spacing	3	0.9	
8.3	Minimum overlap by metal1	1	0.3	
8.5	Minimum spacing to poly or active edge	2	0.6	
	Note: Rule 8.4 is not considered for the process we are usin vias are allowed Poly 8.5 Via 8.2 Via 8.4 Via 8.4 Via 8.5 Active	Active	ed	

		SCMOS Metal2			
			SUBM		
	Rule	Description	3+ Meta	Process	
			Lambda	Microns	
	9.1	Minimum width	3	0.9	
	9.2	Minimum spacing	3	0.9	
	9.3	Minimum overlap of vial	1	0.3	
	9.4			1.0	
		Metal2 9.1 9.2.a 9.2.b Metal2 Via 9.3 ↓ Via Metal1 Metal1			



		C C	SCMOS Metal3							
	Rule		Description	3 Metal Process						
				Lambda	Microns					
	15.1	Minimum width		5	1.5					
	15.2	Minimum spacing	to metal3	3	0.9					
	15.3	Minimum overlap	of via2	2	0.6					
	15.4	Minimum spacing	when either metal line is wider than 10 lambda	6	1.8					
			15.1 Metal3 15.2 Via2 Metal3 15.3							