









	Logical E	ff	ort	of (Oth	er G	lates				
	 Logical effort of common gates assuming that P/N size ratio is 2 										
	Number of inputs										
	Gate Type	1	2	3	4	5	n				
	Inverter	1									
	NAND		4/3	5/3	6/3	7/3	(n+2)/3				
	NOR		5/3	7/3	9/3	11/3	(2n+1)/3				
	MUX		2	2	2	2	2				
н	XOR		4	12	32						











































Choosing the Best # of Stages												
	 You can solve the delay equations to determing the number of stages N that will achieve the minimum delay Approximate by Log₄F 											
	Path Effort	Best	Min Delay	Stage effort								
	0-5.83	1	1.0-6.8	0-5.8								
	5.83-22.3	2	6.8-11.4	2.4-4.7								
	<mark>22.3-82.2</mark>	3	11.4-16.0	2.8-4.4								
		Λ	40007	0 0 4 0								
	82.2-300	4	16.0-20.7	3.0-4.2								
	82.2-300 300-1090	4 5	16.0-20.7 20.7-25.3	3.0-4.2 3.1-4.1								

