

## COURSE OUTLINE

- Overview of FPGAs and ASICs
- Using Synthesis
- HDL Examples
- Simulation and Testing
- Physical Place and Route
- Testing ASICs
- Component Reuse



## SYSTEM FUNCTIONS ARE OFTEN SPLIT BETWEEN THE CPU AND AN ASIC

- The most economical means of implementing
implement "random"
logic.
logic functions is to use a microprocessor.
- When the
microprocessor is too slow or too busy to handle some fast inputs and outputs, an ASIC
can be used to
Slow Inputs
 least cost-effective because only a few gates are available in a single chip. ( $\$ 0.01 /$ gate; 1-3 gates/pin)



## FPGAS ARE BEST FOR ADAPTABLE SITUATIONS



MGAS ARE BEST FOR HIGH-QUANTITY DESIGNS WITH CRITICAL TIME-TO-MARKET


DETAILED LAYOUT OF XILINX FPGA

## Programmable

 switches (puddles which have RC delay) determine which wiring segments(short,
medium, long)
are connected.

- Vendor prefabricates parts with rows of gates and programmable connections
- User specifies connections to implement logic functions
- Replaces 8,000 to 200,000 gates (or more)
- Electrically programmable (and erasable) by the user one at a time within minutes
- Production quantity $<\mathbf{2 0 0 , 0 0 0}$
- PC-based development system costs $\mathbf{\$ 1 0 K}$



## A MASK GATE ARRAY CAN BE STOCKPILED AND THEN PERSONALIZED

- The fabricator provides basic gates with space for interconnect.
- The application designer submits a logic net-list which defines the interconnect layers.


- Vendor develops library disk files of logic

Standard-Height functions (and internal RAM or cache)

Library Cells


- User selects cells and specifies two layers of interconnections
- After place \& route, masks are made for all layers
- Replaces 20,000 to 2,000,000 gates (or more)
- Workstation-based development system costs \$ 20K
- Turnaround time for prototypes is 8 weeks
© 2003 -- Don Bouldin

$\qquad$



## FPGAS COST MORE AND ARE SLOWER THAN MGAS

- FPGAs cost $2 x$ more since programmable logic and interconnect switches result in larger die size.
- FPGAs are 2x slower since programmable interconnect switches have greater RC delay than metal vias.


