



Abstract

This goal of this project is to demonstrate the quality and versatility of *Automatic Leafcell Generation* (which will be referred to as ALG).

Comparing manual layouts with those generated by an ALG tool in terms of area, delay, and design time will show the quality of layouts.

Versatility will be demonstrated by generating two new tech files corresponding to two additional processes.



Design/Verification flow

Design and verification of leaf-cells for standard-height libraries can be realized using the design flow [1] shown in the figure above.

As seen in the figure, the designer starts with a hierarchical schematic to specify the desired logic and the resulting net-list is then simulated using detailed transistor models (Spectre). Once functionally verified, the layout can be obtained using different methods. For manual design, the Cadence Design Systems [2] custom integrated circuit design bundle was used as it provides an integrated flow. ProGenesis can be used for automatic leafcell generation. ProGenesis accepts the same transistor-level net-list as Virtuoso (after a format conversion). Post-layout simulations are then performed for both manual and automatically generated layouts to show their results are functionally identical. The resulting layouts are also verified to have no design rule violations and to correspond to the original schematic.



Steps towards Automatic Leafcell Generation

Step 1:

First step would be to flatten the schematic from gate level to transistor/FET level.

Step 2:

Extract the net-list from schematic. This was done by viewing the schematic using Cadence - virtuoso and simulating it using spectre.

Step 3:

The format of the net-list is then modified so that it is acceptable by ProSpin.

Step 4:

ProSpin is run to create a cell description file - CEL file - from the net-list generated in the previous step.

Step 5:

ProGen is now run with the cel file as input. This creates the AGD cell file, which contains the layout in AGD format. AGD is an ASCII representation of the common GDS data file format.



Schematic (Logic-Level)

The figure above is an example of a logic-level schematic, identified by the NAND2 blocks that just has the input-output interfaces.



Schematic (FET-Level)

The figure above is an example of a FET-level schematic, identified by having just flat FETs and no logic-level blocks in it.



Netlist Format Change

The format of the netlist – obtained from spectre simulation – has to be changed to suit ProGenesis tools. A script that automatically does this format change is provided by ProGenesis.



ProSpin [3]

ProSpin reads in SPICE netlists describing individual cells and produces corresponding CEL files to be read by the ProGen tool. A CEL file specifies the generators that should be called to create the final layout data and contains cell-specific information such as transistor sizes and node names.

Scaling Transistors

If the transistors need to be scaled by width or gate length, e.g., when porting netlists from an older technology, the following commands can be placed in a technology file - prospin.tcl - to get linear scaling:

prospin_set option width_ratio_pfet x

prospin_set option width_ratio_nfet x

prospin_set option length_ratio_pfet x

prospin_set option length_ratio_nfet x

Where *x* can be set to equal the scaling value:

Widthdesired = x * widthnetlist

Setting these options allows the use of different scaling factors for p and n transistors



ProGen [3]

ProGen reads in CEL files and produces physical layout based on the cell characteristics, the generators specified, and the technology-specific information (.db file) created using ProTech. After reading the CEL file, ProGen invokes the proper generators to produce a loose physical layout. ProGen then compacts this initial layout to produce a final cell that is as small as possible while conforming to all design rules and layout constraints.



ProView

Proview is a tool to view the layout, which is in AGD file format.









	9125						
Circuit	Complexity	omplexity Area		Delay		Percent	
Number	Trans+Nets	Manual	Auto	Manual	Auto	Difference	
1	20	461	518	239	244	1:	
2	27	899	1037	6244	6232	1:	
3	41	1037	1181	209	184	(
4	57	1267	1315	861	884	;	
5	65	1660	1830	2598	2584	10	
6	67	1728	1505	405	462	-1	
7	77	2419	2087	780	811	-1(
8	84	1901	1613	194	202	-12	
9	85	1728	1723	536	521	-:	
10	86	2354	2117	413	404	-12	
11	104	2242	2247	1036	1003	-:	

In a one-semester graduate course [4], students produced both manual and automated layouts conforming to a standard-height cell format. Typical projects for this course included counters, shift-registers, flip-flops, multipliers and dividers. Those results were used to create a comparison table of manual and automatically generated layouts. The columns in the table include circuit complexity (number of nets and FETs), area in square microns, delay in nanoseconds, design time and percent difference between the automatic and manual layouts – a custom parameter calculated by taking the product of area and delay for the automated layout minus the product of area and delay for the automated layout minus the product of the manual case. The designs included in the table were those that met standard-height requirements, passed DRC and post-layout simulation. The measurements made were also consistent.

Comparison results showed that the manual and automated layouts differ by 15 percent or less and that ProGenesis appears to be better for more complex circuits. Since the students are novices at both using ProGenesis and in producing manual layouts, these results should not be used to make definitive judgments about the quality of the tool. However, automated layouts are *generated within minutes* (sometimes taking up to two hours on a Sun Enterprise 220) with almost no effort on the part of the student whereas manual layout of circuits like these generally requires *at least ten hours of tedious labor*.



Versatility of Automatic Leafcell Generation

It is important to cope with the continually changing technologies in the semiconductor industry. Consider a cell library designed for a particular process and technology. If the same library were to be developed for a different technology, using the ALG tool would be easier and faster compared to manual re-design.

Projects done in the graduate course mentioned earlier used the cell library targeting AMI-06 technology. MOSIS[®] provides scalable CMOS (SCMOS) design rules compliant to various technologies. To determine the versatility of ALG tool, cell libraries for three technologies (AMI-06, AMI-04, and TSMC-02) were developed using SCMOS_SUBM design rules with lambda of 0.3, 0.2 and 0.1.

Setup of ALG tools to automatically generate layouts targeting AMI-04 and TSMC-02 technologies (lambda of 0.20 and 0.10 microns respectively) was newly done, whereas existing setup targeting AMI 0.6 (lambda of 0.30) was slightly modified to generate the library consistent with standard height of an existing library done manually at IIT.

The layouts complied with standard-height format, passed DRC, and were verified through post-layout simulations. The new libraries developed through the ALG tool were then compared to that done manually by another



ProGenesis Suite

ProGenesis includes 3 main tools used to create layout from netlists: ProTech, ProSpin, and ProGen.

The detailed explanation of each tool is given later.



ProTech [3]

ProTech is the tool used to configure fabrication technology specifications, design styles, and layer information. ProTech is used to enter or modify the following types of information:

- Design Options: Transistor layout and folding, compaction and routing options.
- Design Rules: Mandatory and preferred rules specified by the fab.
- Layer Data: Specify GDS layer data and text.
- Cell Template: Cell height, well tie behavior, and rail and well sizes.

Having an existing example of a '.db' file setup for AMI-06 technology, there were some changes made for other technologies. The following major values were changed:

As shown in the figure, under *cell template* tab, the cell height and routing grids in both x and y direction were changed according to the standard height of cells at IIT, and with the lambda of other technology.





Comparison Table to Determine Versatility (AMI-06)

Circuit	Complexity	Are	ea	Delay		Percent	
Number	Trans+Nets	IIT	Auto	IIT	Auto	Difference	
1	13	288	288	126	126		
2	13	288	360	150	156	2	
3	14	288	288	94	96		
4	18	360	432	84	79	1	
5	9	216	216	176	181		
6	11	288	288	181	181		
7	39	864	1080	254	256	2	

7/1/2004

21



Comparison Table to Determine Versatility (TSMC-02)

Circuit	Complexity Area		De	Percent		
Number	Trans+Nets	IIT	Auto	IIT	Auto	Difference
1	13	32	32	56	56	0
2	13	32	40	63	63	25
3	14	32	32	48	48	0
4	18	40	40	46	45	-2
5	9	24	32	72	70	29
6	11	32	32	78	78	0
7	39	96	104	103	101	6

7/1/2004

23







Thank You !