

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44

CHAPTER 10

SYNTHESIS OF FPGAS AND TESTABLE ASICS

DON W. BOULDIN

*Electrical Engineering, 1508 Middle Drive, University of Tennessee, Knoxville, TN 37996-2100 U.S.A.,
Tel: (865)-974-5444, Fax: (865)-974-5483, E-mail: dbouldin@tennessee.edu*

Abstract: Industrial designers and educators who plan to design microelectronic systems (e.g. hardware accelerators, co-processors, etc.) are increasingly capturing their designs using hardware description languages such as VHDL and Verilog. The designs are then most often synthesized into programmable logic components such as field-programmable gate arrays (FPGAs) offered by Xilinx, Altera, Actel and others. This approach places the emphasis on high-level design which reduces time to market by relying on synthesis software and programmable logic to produce working prototypes rapidly. These prototypes may then be altered as requirements change or converted into high-volume mask gate arrays or other application-specific integrated circuits (ASICs) when the demand is known to be sufficient. These ASICs, however, must be designed to be testable to screen out those with manufacturing defects. Hence, scan logic must be inserted, test vectors generated and fault grading performed to ensure a high level of testability. These efforts complicate and delay the conversion of FPGA designs to ASICs but must be considered by designers of microelectronic systems. Topics covered include: design flow; system partitioning; hardware description languages (HDLs); specifying behavioral control; specifying structural components; critical paths; placement and routing; technology choices; FPGA applications; rapid prototyping; retargeting; manufacturing defects; scan chain insertion; test vector generation; fault grading, and ASIC production

Keywords: VHDL, FPGA, ASIC, synthesis, programmable logic, testing

1. INTRODUCTION

Designing microelectronic systems involves mapping application requirements into specifications that can then be implemented using appropriate microelectronic components. These specifications must be represented at every level of abstraction including the system, behavior, structure, physical and process levels. Internal functions must be described as well as the interactions among these components and the external world.

01 Some of the distinguishing characteristics (Bouldin, 1991) of microelectronic
02 systems are:

- 03 – specified hierarchically,
- 04 – conform to an interface specification,
- 05 – incorporate computing (analog and/or digital processing),
- 06 – constructed using microelectronic components, and
- 07 – involve input/output devices (e.g. sensors and actuators).

08 Some example microelectronic systems are:

- 09 – a portable instrument for monitoring environmental data,
- 10 – an accelerator coprocessor board in a personal computer,
- 11 – a controller for a robot or an automobile, and
- 12 – a data compressor for transmitting facsimiles or images.

13 This chapter presents an overview of the methodology for developing microelec-
14 tronic systems. Thus, the role of hardware description languages, synthesis, physical
15 placement and routing software, programmable logic, testing and microelectronic
16 components will be delineated. Several caveats to this methodology in terms of
17 price and performance will also be discussed.

18

19

20 **2. MICROELECTRONIC COMPONENTS**

21 The designer of a microelectronic system frequently employs several existing inte-
22 grated circuits (ICs) to meet the requirements of an application and thus adds value
23 to the final product by interconnecting components in a unique way. Increasingly,
24 software is also added to provide flexibility that further distinguishes the designer's
25 product from those produced by competitors. Use of existing components reduces
26 the time required to implement the design and generally leads to higher profits. The
27 components are relatively inexpensive since they are commodity parts produced
28 in high volume (millions of copies). Microprocessors and other VLSI/LSI compo-
29 nents such as digital signal processing chips are frequently the most cost-effective
30 since thousands of gates costing only tens of dollars (or millions of gates costing
31 only hundreds of dollars) can be utilized. SSI and MSI components are appropri-
32 ate for tasks which involve mostly external communication and very little internal
33 processing. Packaging is the dominant factor influencing the cost of these compo-
34 nents. Hence, SSI and MSI components are rarely the best choice for implementing
35 logic functions requiring hundreds of gates. Analog components such as operational
36 amplifiers, analog-to-digital converters and digital-to-analog converters are utilized
37 to interface to sensors and actuators.

38 Off-the-shelf components are by necessity general-purpose so optimum perfor-
39 mance and/or cost for a specific application may not be achieved. However, a variety
40 of user-specified components or application-specific integrated circuits (ASICs) can
41 be developed by the designer if the situation warrants. In these cases, the designer
42 is able to implement only those functions needed for a special-purpose application
43 so that very little of the physical space is wasted. Thus, the production cost per
44 integrated circuit is held to a minimum.

01 Techniques have been developed to permit the designer to use a programmable
02 power supply to specify one or two of the layers in some semicustom integrated
03 circuits. These field-programmable gate arrays (FPGAs) contain fewer functions
04 than mask gate arrays whose layers are specified using optical masks since space
05 is required for the programmable links. FPGAs are also slower because of the
06 increased resistance and capacitance of the links. However, the time required for
07 customization is only a few minutes or hours as compared to several weeks for the
08 mask gate arrays or ASICs (Trimberger, 1994).

09 FPGAs are presently used to implement logic functions up to 200,000 gates or
10 more with a production quantity of 200,000 or less. Mask gate arrays (MGAs) or
11 standard-cell ASICs are used for designs requiring more gates, higher speed or
12 higher volume production. In one style of MGAs, the vendor prefabricates rows of
13 gates with spaces or channels between the rows allocated for interconnections. In
14 another style, the chip appears as a sea of gates (actually transistors) in which some
15 of the gates are used for processing and others for interconnections. The first style
16 is used for less complex designs since the physical space is used less efficiently.
17 Both styles have been adopted to make the task of performing automatic placement
18 and routing straightforward. Mask gate arrays can be fabricated in only 3-5 weeks
19 since the vendor stockpiles wafers and needs only to have the interconnection masks
20 made and the wafers processed for the remaining layers.

21 FPGAs that are equivalent in number of gates to MGAs may cost 2-10 times
22 as much. The additional silicon area or processing consumed for the programming
23 elements and the on-board addressing circuitry make the fabrication of FPGAs
24 much more expensive. On the positive side, extensive testing can be performed by
25 the supplier prior to delivery to the designer, reducing some product development
26 costs.

27

28 **3. PRODUCT DEVELOPMENT**

29

30 The development of a product requires careful consideration of many factors
31 including the requirements of the application, the availability of appropriate micro-
32 electronic components, familiarity with electronic design automation tools and the
33 experience of the designers. Perhaps equally significant are other factors such as
34 the perceived demand in the marketplace, the market window (period in which the
35 product is expected to sell), the presence of competition, and the risk of developing
36 and introducing new technologies. These factors combine to place a tremendous
37 pressure on developers to accelerate the design and prototyping stages of product
38 development in an effort to reduce the time-to-market to a minimum. Studies (Huber
39 and Rosneck, 1991) have shown that for every month's delay in being introduced to
40 the market, a ten percent decrease in profits is experienced. Thus, those in market-
41 ing must proceed swiftly to ascertain the functionality desired by the customer and
42 those in design must quickly capture these in hardware. The designer must use his
43 time wisely and cleverly but not overlook errors (such as the now infamous division
44 error detected in the Pentium chip (Wirbel, 1994). Whenever these processes are

01 performed too quickly, there is an increased risk of errors in the design, or just as
02 unfortunate, an increased risk that what is produced will not satisfy the customer's
03 needs.

04 Time-to-market pressures force designers to select off-the-shelf or semicustom
05 components as described above. It is generally very beneficial to produce a hardware
06 prototype as soon as possible since extensive verification of the design cannot
07 be determined without it. Statistics (Huber and Rosneck, 1991) have shown that
08 for mask gate array designs only one set of masks is required in order to obtain
09 prototypes which are fully functional in a stand-alone mode. This mode consists
10 of testing the single integrated circuit on a tester using the same vectors that
11 were applied to the software simulator that modeled the IC. In essence, electronic
12 design automation tools have matured sufficiently that this first-pass success has
13 become routine for digital circuitry. However, these same statistics have shown
14 that these working prototypes fail about half the time when placed in the final
15 system when they are subjected to inputs and outputs from other components.
16 This failure has been attributed to insufficient system-level simulation or modeling.
17 While simulating, designers are just not subjecting the new ASIC to a realistic
18 view of its ultimate environment. Even if a high degree of realism can be achieved,
19 the simulation may consume an overwhelming amount of resources (computer
20 time, memory and disk space). In some cases, no adequate model even exists.
21 For example, image manipulation circuitry must be presented to the human for
22 evaluation and our understanding of the human visual system is still quite primitive.
23 In other cases, analog circuitry is involved and is not modeled with sufficient
24 precision.

25 This situation has provided great impetus to programmable logic since a design
26 can be implemented temporarily using FPGAs and then later retargeted to mask
27 gate arrays. Thus, the designer can practice using programmable logic and embed
28 the hardware in the full system environment to perform verification to ensure that
29 he has captured the design correctly. Since the penalty for making an error is quite
30 small at this point compared to having to endure the expense for additional mask
31 and wafer processing, designers can rush through the software simulation. Although
32 some design errors may not be caught until testing the hardware, at least these tests
33 can be applied and evaluated quickly, usually at full system speed. These hardware
34 prototypes can also be shipped to potential customers for beta testing. In fact, the
35 prototypes can be considered as first-release production products which can be
36 updated later with a new part or, in the case of reconfigurable components, with a
37 new configuration file. The developers are thus given the opportunity to be more
38 certain that what is about to be produced in quantity will satisfy the customers.
39 Therefore, the risks involved are reduced significantly.

40 Conversion from FPGAs to mask gate arrays is generally performed in order to
41 obtain a more cost-effective solution if the demand for the product is sufficient. To
42 calculate when this cross-over point occurs, the designer must evaluate not only
43 the costs of the FPGA parts versus the mask gate array parts but also the number
44 needed and the cost of conversion.

01 *Table 1.* Comparison of product development

02 Design Stage	FPGA (weeks)	ASIC (weeks)
03 Design Specification	1.0	1.0
04 Design Entry	1.6	1.6
05 Functional Simulation	2.4	4.0
06 Test Vector Generation	0.0	6.4
07 Vendor Interface	0.0	1.6
08 Prototype Test	1.6	1.6
09 Prototype Lead Time	0.0	2.0
10 Production Lead Time	0.0	6.0
11 Total Design Cycle	7.0	24.0

12

13

14 *Table 2.* Comparison of product costs

15 Expense	FPGA (dollars/part)	ASIC (dollars/part)
16 Raw unprogrammed part	8.00	4.00
17 Design/Simulation	3.15	7.92
18 Manuf. Test Vectors	0	2.88
19 Place/Route/Masks	0	2.20
20 Final Part	11.15	17.00

21

22

23

24 Tables 1 and 2 (after Lytle, 1997) compare the product development cycles and
 25 the major costs of the two technologies. In both cases, 20,000 copies of the part
 26 must be produced and each part must contain 20,000 gates. It is assumed that the
 27 slower speed of the FPGA part is acceptable. It should be noted that in 2006 these
 28 numbers are more likely to be 200,000 gates and 200,000 copies but the procedure
 29 for performing the calculations here has not changed.

30 The initial difference between the two technologies is the additional time required
 31 for simulation. Because the penalty for making an error using a mask gate array
 32 is several thousand dollars and a schedule slip would further damage time-to-
 33 market and anticipated profits, the designer is likely to spend almost twice as long
 34 simulating the mask gate array.

35 The next significant difference in developing these technologies is the need to
 36 generate manufacturing test vectors for the mask gate array. Unquestionably, this
 37 stretches the development time and adds to the overall cost, as shown in Table 2.
 38 Even though the FPGA initially costs twice as much as the mask gate array, the
 39 additional expenses for generating manufacturing test vectors and for the vendor's
 40 one-time manufacturing charges make the final mask gate array cost more than the
 41 final programmed FPGA. Thus, for this example, the cross-overpoint for converting
 42 to the mask gate array is greater than 20,000 parts. This number has risen by a
 43 factor of two in just the past two years because of rapidly falling prices for FPGAs
 44 (Lytle, 1997).

4. DESIGN METHODOLOGY

Figure 1 illustrates the prevalent design methodology for semicustom components. The designer begins by interpreting the application requirements into architectural specifications which can be implemented in one or more microelectronic technologies. It is not likely that this step will be automated since it involves mapping abstract concepts (often described in narrative form) into precise statements which depend on the capabilities of available microelectronic components. This task is extremely




Figure 1. Design of a microelectronic system for multiple technologies

01 complex and the quality of the resulting implementation is greatly impacted by the
02 experience and creativity of the designer.

03

04

05 **4.1 Hardware Description Languages and Synthesis**

06 Once the application requirements are understood, the designer translates the
07 architectural specifications into behavior and/or structure representations. Behav-
08 ior denotes the functionality required as well as the ordering of operations and
09 completion of tasks in specified times. A structural description consists of a set of
10 components and their interconnection. These components may be primitives or col-
11 lections of primitives. Both behavior and structure may be specified using hardware
12 description languages such as Verilog or VHDL (Very High Speed Integrated Cir-
13 cuit Hardware Description Language). These text-based languages permit complex
14 hierarchies to be managed efficiently and may even be required for large designs
15 consisting of thousands of logic gates. HDLs can be translated automatically into
16 net-lists of library components using synthesis software. This software performs
17 essentially three functions: (1) translation from text to a Boolean mathematical
18 representation, (2) optimization of this representation based on one or more criteria
19 such as size or delay or testability, and (3) mapping or binding of the optimized
20 mathematical representation to a technology-specific library of components.

21 HDLs appear initially like other software languages and deceive many designers
22 into thinking that writing code in an HDL is just like writing other software
23 code. However, these languages are tailored for describing hardware and thus
24 permit concurrent operations. A traditional electrical engineer expects hardware
25 components to be active simultaneously and HDLs permit this situation to be
26 modeled. However, traditional computer programmers expect a single CPU that
27 performs operations sequentially. These programmers have expressed dismay at
28 trying to program multiprocessors operating in parallel, but that is exactly why
29 HDLs are used. Thus, a designer who visualizes the hardware will write code which
30 is more efficiently manipulated by the synthesis software. However, he should avoid
31 micro-managing the hardware description too much or otherwise there is nothing
32 left for the synthesis tool to do.

33 The use of synthesis benefits the designer in several ways. First, it enables him
34 to capture the design in a straightforward manner that may more closely parallel
35 the same way in which the designer envisioned the tasks. This is especially true
36 for describing the behavior of a controller or finite state machine since often the
37 designer is thinking in terms of a collection of if-then-else processes. The text is
38 easily modified in many cases and facilitates the management of large designs. This
39 is not to say, however, that text should be used exclusively. Graphical schematics
40 are often superior at expressing the interconnection of components. Fortunately,
41 electronic design automation tools have been developed which permit graphical
42 schematics to be produced from textual representations and vice-versa. Thus, a
43 description can even be a mixture of text and graphics so that the designer can use
44 whichever representation is warranted.

01 Another benefit of synthesis is improvement in the designer's productivity. It
02 takes only a few minutes for the synthesis tool to perform a variety of optimizations
03 on the captured design so the designer does not have to spend hours or perhaps
04 days looking for redundancies or trying to minimize delays. The synthesis tool can
05 be invoked multiple times to provide several candidate solutions from which the
06 designer can select at his leisure. This process essentially trades computer cycles for
07 human sweat. It has been reported that a novice designer using synthesis can obtain
08 a solution in a few days which approximates the same quality as that which an
09 experienced designer might obtain in several weeks. However, synthesis should not
10 be considered a panacea since inefficient mapping can result in larger and slower
11 designs than those produced by humans.

12 In addition to improved productivity, another benefit of using synthesis is the
13 ability to retarget the design without having to recapture it. Figure 1 illustrates
14 that the design can be captured once and the synthesis tool invoked more than
15 once with different technology libraries. Obviously this is of great benefit when
16 programmable logic is used to practice for the final design that is implemented
17 for cost considerations using mask gate arrays. However, this approach can be
18 helpful whenever the designer decides to switch families of programmable logic.
19 For example, a design which takes several months to develop can immediately take
20 advantage of new product offerings. This approach can also be used to select the
21 most cost-effective part for a particular application since it is possible to evaluate
22 several technologies before purchasing the best one. Similarly, the designer may
23 find it necessary to switch to a second source for mask gate arrays and retargeting
24 can make this easy. Just having the retargeting capability in hand maintains a
25 competitive environment for the hardware suppliers that can impact both their price
26 and service.

27 For those designers who believe they can produce higher quality designs manu-
28 ally, there is still a role for synthesis. The software can be used to obtain an adequate
29 solution quickly and then the designer can pinpoint those portions which need his
30 expert attention. Thus, he can use his time wisely and enhance an otherwise poor
31 solution.

32

33 4.2 Physical Placement and Routing

34

35 Once the synthesis tool produces a net-list of technology-specific library compo-
36 nents the design is ready to be placed and routed. The effort required for designs
37 of even a few thousand gates is prohibitive if performed entirely by a human. It
38 is much more efficient to invoke placement and routing software for this task and
39 to intervene only in rare cases in which the software does not find a solution for
40 some nets. The designer can also accept a partial solution and micro-manage the
41 placement and routing of only those critical nets which restrict operating the system
42 clock at a higher frequency. The complexity of the placement and routing task is
43 so great that software cannot be used to obtain an exact solution but instead must
44 be invoked iteratively in a clever manner. The prevailing algorithm in use today

01 is based on simulated annealing since this optimization routine is tuned to obtain
02 a global optimum rather than accept some local optimum and stop searching the
03 solution space.

04 Placement and routing is highly order dependent in that the options remaining for
05 a net are reduced each time another has been routed. Consequently, nets designated
06 by the designer to be critical are routed first. This ensures that these nets will be
07 given preferential treatment and are highly likely to be acceptable. However, some
08 of the remaining nets may not be treated so kindly and more intervention will be
09 required. Fortunately, acceptable solutions can be obtained quickly or the designer
10 can elect to use a larger part which has more logic and routing resources. This adds
11 expense but at least the design gets implemented.

12 Programmable logic differs from mask parts in that the programming elements
13 introduce a significant RC delay which makes FPGAs perhaps five or ten times
14 slower than MGAs which use metal vias and lines for interconnection. To counter
15 this problem to some degree, FPGA suppliers use segments of varying length to
16 avoid stepping into too many *puddles*. This process also adds complexity to the
17 optimization routines in the placement and routing software.

18

19 **5. PRODUCING TESTABLE ASICs**

20

21 FPGA prototypes may then be altered as requirements change or converted into
22 high-volume mask gate arrays or other application-specific integrated circuits
23 (ASICs) when the demand is known to be sufficient. These ASICs, however, must
24 be designed to be testable to screen out those with manufacturing defects. Hence,
25 scan logic must be inserted, test vectors generated and fault grading performed to
26 ensure a high level of testability. These efforts complicate and delay the conversion
27 of FPGA designs to ASICs but must be considered by designers of microelectronic
28 systems.

29

30 **5.1 Testing Requirements**

31

32 Test stimuli which validate the desired functional behavior of a circuit provide for
33 functional testing only. Every design must be subjected to these tests to ensure that
34 the application requirements are met by the circuit that is under construction. In
35 essence, if the application requires an adder function then the circuit being designed
36 must be checked to demonstrate that addition is being performed and not subtraction
37 or some other unwanted function.

38 Functional test stimuli are first used inside a simulator to validate the desired
39 behavior. They are then applied to the first hardware prototypes to be sure that
40 the desired circuit has been manufactured. Once a *golden* copy of the circuit has
41 been produced in hardware, additional copies of the part are tested to be certain
42 they are true replicas of the golden one. This additional testing of the production
43 copies is termed *manufacturing testing*. Manufacturing tests are required since the
44 semiconductor manufacturing process can contain numerous defects which in turn

01 lead to yields of less than 100%. In fact, yields of 20-50% are not uncommon with
02 new processes (Weste and Eshraghian, 1993).

03 To screen out defective circuits, several steps are taken. First, a calibration coupon
04 is placed on each wafer in 4-6 locations. These are probed to determine whether
05 the calibration circuits behave within acceptable tolerance on the wafer in question.
06 Next, power is applied to individual dies on the wafer and the circuits are probed
07 to determine if the quiescent current is within an acceptable range. Those circuits
08 not passing this test are marked with an ink dot and discarded. Those passing are
09 packaged for subsequent, more extensive tests.

10 Packaged integrated circuits are generally placed first on a stand-alone tester and
11 subjected to a variety of test stimuli at a relatively low speed of 1 Mhz. Those which
12 pass are then subjected to higher speed tests and possibly burn-in or environmental
13 tests. ICs which pass all of these tests are shipped to the designer who then inserts
14 each IC into the target system and runs complete system-level, at-speed tests to be
15 certain that only working parts are sent to the customer.

16

17

18 **5.2 Faults, ATPG and Scannable Logic**

19 Manufacturing defects may manifest themselves in a variety of ways including
20 shorts and opens which make the logic nodes appear to be stuck at one or stuck
21 at zero. Some defects give rise to the desired behavior but only after unacceptable
22 delays. Fortunately, these faults can be modeled and graded so that only those parts
23 which exhibit an acceptable quality level (generally above 98%) will be sent to
24 the customer. Also, numerous techniques have been developed for automatic test
25 pattern generation (ATPG) so that these goals can be achieved.

26 It is not uncommon to apply ATPG software to a circuit only to learn that a
27 portion of the circuit is either uncontrollable or unobservable from the primary
28 inputs/outputs. One countermeasure is to insert a probe point in the circuitry which
29 can be accessed externally. Perhaps the simplest means of implementing these
30 probes is to connect external terminals to existing internal storage elements. If the
31 circuit is still not controllable or observable, additional storage elements may be
32 inserted or the circuit rearranged. This activity is termed *design-for-testability*.

33 One means of accessing internal probes while minimizing the space consumed
34 for interconnections is to connect them in serial fashion. This produces a chain of
35 flip-flops which enable external data to be scanned in and responses to be scanned
36 out. Since the flip-flops must be able to support normal circuit operation as well
37 testing, each one must be preceded by a multiplexer. These devices are therefore
38 known as *scannable* flip-flops. This additional wiring and multiplexing adds slightly
39 to the overall cost of the circuitry but must be included or else faulty parts will be
40 sent to the customer.

41 The use of scannable flip-flops at the periphery of the circuit is termed *boundary*
42 *scan*. Having access at these points is sufficient to determine whether a detected
43 fault lies within the part or in one of its neighbors. *Built-in self-test (BIST)* refers
44 to circuitry within the component which generates or applies test stimuli to the

01 remaining internal circuitry. One obvious advantage of BIST is the fact that the
02 tests are applied at full-speed. Another is the ease of access to internal functions and
03 an almost unlimited number of inputs and outputs. Yet another benefit of including
04 BIST is that the test may be initiated at any time, even after being shipped to the
05 customer. Thus, the customer can reinitiate the BIST and be reassured whether the
06 part is working faithfully.

07 Both FPGAs and ASICs must be testing for manufacturing defects. In the case of
08 FPGAs, the vendor can perform these tests prior to shipping them to the application
09 designer. Hence, the application designer needs only to generate functional tests and
10 check that the programming of each part is a faithful reproduction of his prototype.
11 However, the application designer who uses ASICs must shoulder the additional
12 burden of generating and applying warranted manufacturing tests. Thus, it is the
13 responsibility of the application designer to use scannable flip-flops, generate the
14 manufacturing test patterns and perform fault grading. If the fault grade is too low,
15 the designer must insert additional scannable flip-flops or redesign the circuitry. All
16 of this must be done prior to manufacturing in order to be certain that the desired
17 level of fault grading can be achieved. After the parts have been fabricated, each
18 one must be subjected to these manufacturing tests to screen out the faulty ones.

19

20 6. SUMMARY

21

22 Designers of microelectronic systems are increasingly capturing their designs using
23 hardware description languages such as VHDL and Verilog. Designs requiring up to
24 200,000 gates and less than 200,000 copies are most often synthesized into FPGAs.
25 When higher performance or larger quantities are warranted, these designs are
26 retargeted to ASICs. However, ASICs must be designed to be testable to screen out
27 those with manufacturing defects. Hence, scan logic must be inserted, test vectors
28 generated and fault grading performed to ensure a high level of testability.

29

30 REFERENCES

31

- 32 Bouldin, D., Borriello, G., Cain, T., Carter, H., Kedem, G., Rabaey, J. and Rappaport, A. (1991) *Report*
33 *of the Workshop on Microelectronic Systems Education in the 1990's*, Knoxville, TN: Electrical
34 Engineering, University of Tennessee.
- 35 Huber, J. and M. Rosneck, M. (1991), *Successful ASIC Design the First Time Through*, New York: Van
36 Nostrand Reinhold.
- 37 Lytle, C., (1997) *The Altera Advantage: First Quarter Newsletter*, p. 3.
- 38 Trimberger, S. (ed.) (1994) *Field Programmable Gate Array Technology*, Norwell, MA: Kluwer Aca-
39 demic Publishers.
- 40 Weste, N. and Eshraghian, K. (1993) *Principles of CMOS VLSI Design (2nd Ed.)*, Reading, MA:
41 Addison-Wesley Publishing.
- 42 Wirbel, L. (1994) IBM Stops Shipping Pentium-Based PCs, *Electrical Engineering Times*, Issue **828**,
43 p. 14 (December 19, 1994).

44

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44