# Chapter 1 VHDL Timer Exercise

This exercise creates a simple timer using block diagrams and a control block described as a hierarchical state machine. A simple truth table is used to decode four-bit binary codes from the ten-bit input bus. The design is completed using a re-usable component described by a HDL text view.

A test bench is created using a flow chart which can be used as a test harness to simulate the generated VHDL for the timer design. The simulation results can be displayed as animation on the flow chart and state machine to assist in debugging the design. The verified timer design is then synthesized.

The instructions assume that a Model*Sim* simulator and the LeonardoSpectrum synthesis tools are available. However, the VHDL generated from the diagrams can also be used by other compatible downstream tools that are available on your system.

# **Specification**

The timer outputs time data on two four-bit buses representing low and high values. There is also a logic output signal which triggers an audible alarm. The data input is provided on a ten-bit bus and control is provided by start, stop, reset and clock signals. These signals are summarized in the following table:

#### Inputs

start (logic signal) stop (logic signal) reset (logic signal) clk (logic signal) d (10-bit bus)

#### Outputs

high (4-bit bus) low (4-bit bus) alarm (logic signal) 34. Complete the state diagram by editing the title and comments in the title block and using the 🔲 button to add a panel around the graphical objects on your diagram. This panel can be used to set the diagram view when you animate the state diagram later in this tutorial.

The final state diagram should look similar to the picture below:



clear OUT '0' COMB USE ieee.std_logic_1164.a hold OUT '0' COMB USE ieee.std_logic_1164.a load OUT '0' COMB USE ieee.std_logic_arith.al	beep clear hold load	OUT 'O' OUT 'O' OUT 'O' OUT 'O'	'O' REG COMB COMB COMB	LIBRARY ieee; LIBRARY ieee; USE ieee.std_logic_1164.al USE ieee.std_logic_arith.al
--	-------------------------------	--	---------------------------------	---

Notice that all occurrences of the *beep* signal (in the *flush* state and in the *alarm* state on the child hierarchical state diagram) have been replaced by the internal signal name *beep\_int* using the default suffix *\_int*.

The State machine Properties dialog box also provides tabs for setting HDL generation characteristics and state machine encoding. State machine encoding is not used in this tutorial and the encoding scheme should be set to **None**. You can use the Help buttons for more information about each tab of the State Machine Properties dialog box.

19. Select the *clear*, *load* and *dat\_in* nets (or the ports with these names on instances *I0* and *I1*). Choose **Autoconnect** from the **Autoroute** cascade of the popup menu.

The signals are automatically connected to the matching stub signals on instances *I0* and *I1*.



If nothing is selected on the diagram, autoconnect attempts to re-route all connections on the diagram. Ensure that only the required signals are selected if you do not want to change all the connections on a diagram.

Note that the *clk* port (with its global connector) is connected by name to both *clk* ports on the instances.

The block diagram should now look similar to the following picture:



### **Add ModuleWare Components**

Although you have routed the *Counter* block diagram, several signals have been left unconnected. These will be connected by using ModuleWare components.

- 22. Display the Component Browser by using the 😰 button (or by choosing **ModuleWare** from the **Add** menu). The browser displays the contents of the *moduleware* library which is divided into a number of folders.
- 23. Click on the  $\pm$  icon to expand the folder for the *Constants* category:

×			
?			
Go			
To instance a component, drag onto a diagram, or use Copy and Paste.			

24. Use the Lett mouse button to drag an instance of the *Ground* component from the Component Browser over the *Counter* block diagram and release the button to place it near the *carry\_in* input to instance *I1*.

A gnd ModuleWare instance is added with a default instance name (12).

The pre user entered declarations are added to the declarations list on the diagram between the port and signal declarations.

31. Complete the block diagram by editing the title block. You may also want to drag objects or groups of objects to re-arrange the diagram within the page boundaries for your default printer.

For example, the following picture shows the *Counter* block diagram rearranged for portrait page orientation.



32. Use the 📕 button to save the block diagram.

## **Browse the Completed Design**

- 1. Select the *Timer\_tb* design unit and choose *Show Hierarchy* from the popup menu to display the *Design Hierarchy* pane of the design explorer.
- 2. Select the *Timer\_tb* design unit in the *Design Hierarchy* pane and choose **Expand All** from the popup menu or use the ⊞ icons to expand the full hierarchy which also includes the hierarchy of the *Timer* design.
- 3. Use the **E** button to view the *HDL Files* pane which should now show the *Timer\_BCDCounter.vhd* and *Timer\_tester.vhd* source files plus the generated files for *control\_fsm.vhd*, *counter\_struct.vhd*, *timer\_struct.vhd* and *timer\_tb\_struct.vhd*.



You can use the Logical Objects pane to explore the design in detail. Refer to the the *HDL Designer Series User Manual* for more information.

.

🖬 wave - default					
<u>F</u> ile <u>E</u> dit <u>C</u> ursor <u>Z</u> oom Co <u>m</u> pare <u>B</u> ookmark F <u>o</u> rmat Debug <u>W</u> indow					
╔╧╏╧╡Ӽ╚╚╚╎╲╳╶┶╼╴╎҇҇҇҇҇҇҇҇҇ѺҀҀҀҀ╠҉Ҝ┆┇╡╞Ҵ┇┇¥ӂ┆ ┉┅┶┶╾┥┿╫┊┖╩┍┉╺╬					
🗾 /timer_tb/alarm	1				
🗾 /timer_tb/clk	0				
<b>⊕–_</b> ∏ /timer_tb/d	0000000000				
<b>⊕–<mark>∏</mark> /timer_tb/high</b>	υυυυ	0000 )))))) / / / / / / / / / / / / / /			
<b>⊕–_</b> /timer_tb/low	υυυυ	0000 () () () () () () () () () () () () ()			
🗾 /timer_tb/reset	0				
🗾 /timer_tb/start	0				
🗾 /timer_tb/stop	0				
/timer_tb/i0/i0/cur	flush	flush ####################################			
	12150 ns	5us 10us			
	0 ns	Uns <mark>Ons</mark>			
Onsto 11967 ns //.					



You can display the full simulation waveform by using the solution or choosing **Zoom Full** from the Wave window **Zoom** menu.

### **Review the Animation**

Notice how the animation activity trail in the animated diagrams is highlighted in blue and the exit break point for Timer test completed is indexed on the flow chart VHDL architecture displayed in the simulator Source window.

25. If you have enabled animation for the *Timer\_tester* flow chart, use the button or choose **Link Diagrams** from the **Animation** menu to link the animated diagrams. When the diagrams are linked, the animation review commands are applied to all the animated flow charts and state diagrams in the simulation hierarchy.

You can review the animation by using the  $\triangleright$ ,  $\triangleleft$ ,  $\triangleright$ ,  $\triangleright$ ,  $\triangleright$ , or  $\triangleright$  buttons (or by choosing Goto Next, Goto Previous, Goto Time, Goto Start or Goto Latest from the Animation menu).