



# Converter Loss Analysis

ECE 482 Lecture 3  
January 20, 2015



## Announcements

- Finish Experiment 1: report due Tuesday, 1/27
- This week: Experiment 2
  - Intro to FPGA programming; No lab report
- Next week: Experiment 3
  - Boost converter design and construction
  - Open-loop, steady-state efficiency analysis
  - Prelab Due Thursday, 1/29 – design converter
- Component kits available in circuits store later this week
  - \$100 *per group* for components for Labs 3 and after
  - Plan to spend additional ~\$5.00 on resistors, etc.

**Mojo v3 FPGA Development Board**

The diagram illustrates the Mojo v3 FPGA Development Board with various components highlighted by red boxes and arrows:

- Microcontroller:** ATmega32U4  
Handles:
  - Programming FPGA
  - USB Communications
  - ADC reading
- 84 GPIO**
- 8 General Purpose LEDs**
- 1 Reset Button**
- FPGA:** Spartan 6 XC6SLX9

**Spartan-6 FPGA Feature Summary**

Table 1: Spartan-6 FPGA Feature Summary by Device

Device	Logic Cells <sup>(1)</sup>	Configurable Logic Blocks (CLBs)				Block RAM Blocks		CMT <sup>(5)</sup>	Memory Control Blocks (Max) <sup>(6)</sup>	Endpoint Blocks for PCI Express	Maximum GTP Transceivers	Total I/O Banks	Max User I/O
		Slices <sup>(2)</sup>	Flip-Flops	Multifunction Slices <sup>(3)</sup>	DSP48A1 Slices <sup>(4)</sup>	18 Kb <sup>(4)</sup>	Max (Kb)						
XC6SLX4	3,840	600	4,800	75	8	12	216	2	0	0	0	4	132
XC6SLX9	9,152	1,430	11,440	90	16	32	576	2	2	0	0	4	200
XC6SLX16	14,575	2,278	18,224	136	32	32	576	2	2	0	0	4	232

**Words of Caution**

- Very easy to blow pins on FPGA
  - 4V maximum!
  - Use resistor dividers when necessary
  - Double- and Triple-check I/O and connections before operating device



## Basics of FPGA programming

- **Microcontroller**

- Processor, ram, etc.
- Code is instruction set; executed sequentially

- **FPGA**

- Application specific circuitry
- Code is hardware design language; all in parallel

The diagram illustrates a trade-off between Speed (represented by an upward arrow) and Flexibility (represented by a downward arrow). A table below shows the characteristics of four design choices:

Technology	Performance/Cost	Time until running	Time to high performance	Time to change code functionality
ASIC	Very High	Very Long	Very Long	Impossible
Custom Processor/DSP	Medium	Long	Long	Long
FPGA	Low-Medium	Short	Short	Short
Generic	Low-Medium	Short	Not Attainable	Short

WP213\_12\_081104

Figure 12: Design Choices<sup>4</sup>

[http://www.xilinx.com/support/documentation/white\\_papers/wp213.pdf](http://www.xilinx.com/support/documentation/white_papers/wp213.pdf)



## Configurable Logic Block





Figure 1: Arrangement of Slices within the CLB



## Getting Started with Mojo v3

- Resources from board developer:
  - Tutorials
    - <https://embeddedmicro.com/tutorials/mojo>
  - Base Project
    - <https://github.com/embmicro/mojo-base-project/archive/master.zip>
- Will be coding in Xilinx ISE
- Mojo Loader used to write .bit file to on-board RAM/Flash




## Base Project

```

module main_top(
    // 50MHz clock input
    input clk,
    // Input from reset button (active low)
    input rst_n,
    // cclk input from AVR, high when AVR is ready
    input cclk,
    // Outputs to the 8 onboard LEDs
    output[7:0]led,
    // AVR SPI connections
    output spi_miso,
    input spi_ss,
    input spi_mosi,
    input spi_sck,
    // AVR ADC channel select
    output[3:0] spi_channel,
    // Serial connections
    input avr_tx, // AVR Tx => FPGA Rx
    output avr_rx, // AVR Rx => FPGA Tx
    input avr_rx_busy // AVR Rx buffer full
);
    wire rst = ~rst_n; // make reset active high
    // these signals should be high-z when not used
    assign spi_miso = 1'bz;
    assign avr_rx = 1'bz;
    assign spi_channel = 4'bzzzz;
    assign led = 8'b0;
endmodule

```

*Does nothing!*



*← put code here →*



## User Constraints File (.ucf)

```

1 #Created by Constraints Editor (xc6slx9-tqg144-3) - 2012/11/05
2 NET "clk" TNM_NET = clk;
3 TIMESPEC TS_clk = PERIOD "clk" 50 MHz HIGH 50%;
4
5 # PlanAhead Generated physical constraints
6 NET "clk" LOC = P56;
7 NET "rst_n" LOC = P38;
8
9 NET "cclk" LOC = P70;
10
11 NET "led<0>" LOC = P134; ←
12 NET "led<1>" LOC = P133;
13 NET "led<2>" LOC = P132;
14 NET "led<3>" LOC = P131;
15 NET "led<4>" LOC = P127;
16 NET "led<5>" LOC = P126;
17 NET "led<6>" LOC = P124;
18 NET "led<7>" LOC = P123;
19
20 NET "spi_mosi" LOC = P44;
21 NET "spi_miso" LOC = P45;
22 NET "spi_ss" LOC = P48;
23 NET "spi_sck" LOC = P43;
24 NET "spi_channel<0>" LOC = P46;
25 NET "spi_channel<1>" LOC = P61;
26 NET "spi_channel<2>" LOC = P62;
27 NET "spi_channel<3>" LOC = P65;
28
29 NET "avr_tx" LOC = P55;
30 NET "avr_rx" LOC = P59;
31 NET "avr_rx_busy" LOC = P39;
32
33

```

**User Constraints File (.ucf)**



```

1 #Created by Constraints Editor (xc6slx9-tqg144-3) - 2012/11/05
2 NET "clk" TNM_NET = clk;
3 TIMESPEC TS_clk = PERIOD "clk" 50 MHz HIGH 50%;
4
5 # PlanAhead Generated physical constraints
6 NET "clk" LOC = P56;
7 NET "rst_n" LOC = P38;
8
9 NET "cclk" LOC = P70;
10
11 NET "led<0>" LOC = P134;
12 NET "led<1>" LOC = P133;
13 NET "led<2>" LOC = P132;
14 NET "led<3>" LOC = P131;
15 NET "led<4>" LOC = P127;
16 NET "led<5>" LOC = P126;
17 NET "led<6>" LOC = P124;
18 NET "led<7>" LOC = P123;
19 NET "myNet" LOC = P18;
20 NET "spi_mosi" LOC = P44;
21 NET "spi_miso" LOC = P45;
22 NET "spi_ss" LOC = P48;
23 NET "spi_sck" LOC = P43;
24 NET "spi_channel<0>" LOC = P46;
25 NET "spi_channel<1>" LOC = P61;
26 NET "spi_channel<2>" LOC = P62;
27 NET "spi_channel<3>" LOC = P65;
28
29 NET "avr_tx" LOC = P55;
30 NET "avr_rx" LOC = P59;
31 NET "avr_rx_busy" LOC = P39;
32
33

```

**A Simple PWM**

- Note: separate example given in Mojo tutorials on website





## Verilog Code $T_s = 199T_{clk}$

```

1 `define MAX_MOD_VALUE 199 // Modulator # of periods -1
2 `define MOD_SIZE 8 // Modulator Length, must be large enough to store MAX_MOD_VALUE
3
4 `define MSB_MOD (`MOD_SIZE - 1) //7:0
5
6
7 module modulator(
8     input [`MSB_MOD:0] dutycycle,
9     input rst,
10    input clk,
11    output DPFM,
12    output dsample
13 );
14
15 reg [`MSB_MOD:0] duty_Mod; //Modulator Duty Cycle
16 reg dsample;
17 reg [`MSB_MOD:0] mod_value;
18
19 always @ (posedge clk or posedge rst)
//Modulator implementation
20 begin
21     if (rst == 1)
22         mod_value <= 0;
23     else
24         begin
25             mod_value <= (mod_value > `MAX_MOD_VALUE) ? 0 : mod_value+1; //increment/loop modulator
26             dsample <= (mod_value == `MAX_MOD_VALUE); //sample new duty cycle on overflow
27         end
28     end
29
30 assign DPFM = mod_value < dutycycle;
31
32 always @ (negedge dsample)
//duty cycle sampled at end of modulator period.
33 begin
34     duty_Mod[`MSB_MOD:0] <= dutycycle;
35 end
36
37
38 endmodule
39
40


```

↓      ↓      ↓      ↓      ↓      ↓      ↓

reset      increment



## Converter Loss Modeling



### Boost Design

<http://web.eecs.utk.edu/~dcostine/ECE482/Spring2015/components/partsw/Exp2/partskit.php>

Power Semiconductors		
Part No.	Quantity	Description
irfb4615pbf	1	60 V, 195 A, StrongIRFET
AOT2500L	X	150 V, 150 A, High Voltage Trench MOSFET
FDP083N15A	X	150 V, 117 A PowerTrench MOSFET
IPP200N15N3	X	150 V, 50 A OptiMOS Power MOSFET
irfb4615pbf	X	150 V, 35 A HEXFET Power MOSFET
FGPE50N33BT	X	330 V, PDP Trench IGBT
ISL9V3040D	X	400 V, N-Channel IGBT

Core Geometry	Material
ETD29	Ferroxcube 3C90 Ferroxcube 3F3
ETD39	Ferroxcube 3C90 Ferroxcube 3F3
ETD44	Ferroxcube 3C90 Ferroxcube 3F3
ETD49	Ferroxcube 3C90 Ferroxcube 3F3

Wire Gauge	Diameter [cm]
AWG 10	0.267
AWG 12	0.213
AWG 14	0.171
AWG 16	0.137
AWG 20	0.0874

[Full AWG table](#)




## Analytical Loss Modeling

- High efficiency approximation is acceptable for hand calculations, as long as it is justified
  - Solve ideal waveforms of lossless converter, then calculate losses
- Argue which losses need to be included, and which may be neglected



$$\gamma = 1$$



## Boost Converter Loss Analysis




- Begin by solving important waveforms throughout converter assuming lossless operation





## MOSFET Equivalent Circuit




- Considering only power stage losses (gate drive neglected)
- MOSFET operated as power switch
- Intrinsic body diode behaviors considered using normal diode analysis



## MOSFET On Resistance


5 Typ. output characteristics

$I_D=f(V_{DS})$ ;  $T_J=25^\circ\text{C}$   
parameter:  $V_{GS}$




6 Typ. drain-source on resistance

$R_{DS(on)}=f(I_D)$ ;  $T_J=25^\circ\text{C}$   
parameter:  $V_{GS}$



9 Drain-source on-state resistance


$R_{DS(on)}=f(T_J)$ ;  $I_D=100\text{ A}$ ;  $V_{GS}=10\text{ V}$



- On resistance extracted from datasheet waveforms
- Significantly dependent on  $V_{gs}$  amplitude, temperature



## Boost Converter RMS Currents



- MOSFET conduction losses due to  $(r_{ds})_{on}$  depend given as

$$P_{cond,FET} = I_{di,rms}^2 (r_{ds})_{on}$$



## MOSFET Conduction Losses

Pulsating waveform with linear ripple, Fig. A.6:

$$rms = I \sqrt{D} \sqrt{1 + \frac{1}{3} \left( \frac{\Delta i}{I} \right)^2} \quad (A.6)$$





Fig. A.6

- RMS values of commonly observed waveforms appendix from Power Book



## Diode Loss Model



- Example loss model includes resistance and forward voltage drop extracted from datasheet





Figure 1. Typical Forward Voltage




## IGBT Loss Model




$$P_{cond} = I_{c,rms}^2 r_{ce} + V_{ce} I_{c,avg}$$

Figure 1. Typical Output Characteristics





## Semiconductor Switch Conduction Loss



- Equivalent circuit of MOSFET with external antiparallel diode has two, non-ideal diodes
- Diodes, even when matched, will not share current equally, but  $v_d = v_{ds}$  must remain true
- Silicon rectifier diodes are minority carrier devices
  - Concentration of minority carriers depends heavily on temperature



## Diode Parallelizing

12 Forward characteristics of reverse diode

$$I_F = f(V_{SD})$$

parameter:  $T_j$






Figure 1. Typical Forward Voltage



## DC Inductor Resistance



- DC Resistance given by

$$R_{DC} = \rho \frac{l_b}{A_w}$$

- At room temp,  $\rho = 1.724 \cdot 10^{-6} \Omega\text{-cm}$
- At  $100^\circ\text{C}$ ,  $\rho = 2.3 \cdot 10^{-6} \Omega\text{-cm}$
- Losses due to DC current:

$$P_{cu,DC} = I_{L,rms}^2 R_{DC}$$



## Inductor Conduction Losses

DC plus linear ripple, Fig. A.2:

$$rms = I \sqrt{1 + \frac{1}{3} \left( \frac{\Delta i}{I} \right)^2} \quad (\text{A.2})$$





Fig. A.2

- Conduction losses dependent on RMS current through inductor



## Skin Effect in Copper Wire



- Current profile at high frequency is exponential function of distance from center with characteristic length  $\delta$



## Skin Depth








Fig. 13.23 Penetration depth  $\delta$ , as a function of frequency  $f$ , for copper wire.





## Capacitor Loss Model



- Operation well below resonance
- All loss mechanisms in a capacitor are generally lumped into an empirical loss model
- Equivalent Series Resistance (ESR) is *highly* frequency dependent
- Datasheets may give effective impedance at a frequency, or loss factor:

$$\delta = \frac{\pi}{2} - \theta$$

$$D = \tan(\delta)$$



## Capacitor ESR Extraction



WV (Vdc)	Cap ( $\mu$ F)	Case size $\phi$ D×L(mm)	Impedance ( $\Omega$ max/100kHz)		Rated ripple current (mAmps/ 105°C, 100kHz)	Part No.
			20°C	-10°C		
6.8	5×11	1.4	5.6	125	EKZE101E□□6R8ME11D	
15	6.3×11	0.57	2.3	205	EKZE101E□□150MF11D	
27	8×11.5	0.36	1.4	355	EKZE101E□□270MH-B5D	
39	8×15	0.25	1.0	450	EKZE101E□□390MH15D	
47	10×12.5	0.17	0.66	480	EKZE101E□□470MJC5S	
56	8×20	0.19	0.76	565	EKZE101E□□560MH20D	
68	10×16	0.11	0.47	600	EKZE101E□□680MJ16S	
82	10×20	0.084	0.34	800	EKZE101E□□820MJ20S	
100	12.5×16	0.11	0.34	750	EKZE101E□□101MK16S	
120	10×25	0.069	0.28	900	EKZE101E□□121MJ25S	
150	12.5×20	0.062	0.18	1,100	EKZE101E□□151MK20S	
220	12.5×25	0.047	0.14	1,250	EKZE101E□□221MK25S	
220	16×20	0.048	0.15	1,350	EKZE101E□□221ML20S	
270	12.5×30	0.042	0.13	1,500	EKZE101E□□271MK30S	



Dissipation Factor: 1% Max. (25 °C, 1kHz)

Dissipation Factor ( $\tan\delta$ )	Rated voltage (Vdc)	6.3V	10V	16V	25V	35V	50V	63V	80V	100V
	$\tan\delta$ (Max.)	0.22	0.19	0.16	0.14	0.12	0.10	0.09	0.08	
When nominal capacitance exceeds 1,000 $\mu$ F, add 0.02 to the value above for each 1,000 $\mu$ F increase.										

(at 20°C, 120Hz)



## Switching Loss Modeling

39





## Gate Charge Loss

9 Typ. gate charge

$V_{GS} = f(Q_{gate})$ ;  $I_D = 5.2 \text{ A}$  pulsed



parameter:  $V_{DD}$



turn-on  $V_{GS} = Q_g$   $E_{supplied} = V_{DD} Q_g$




$P_g = Q_g V_{cc} f_s$





## Lump Switched Node Capacitance




- Consider a single equivalent capacitor at switched node which combines energy storage due to all four semiconductor devices



## Device Output Capacitances


MUR810G, MUR815G, MUR820G, MUR840G, MUF SUR8820G, SUR8840G



$$\begin{aligned} & \text{11 Typ. capacitances} \\ & C=f(V_{DS}); V_{GS}=0 \text{ V}; f=1 \text{ MHz} \end{aligned}$$

$\tau = t_f \circ$



$$E = \frac{1}{2} C_{eg} V^2$$





## Diode Reverse Recovery




- Diodes will turn on during dead time intervals
- Significant reverse recovery possible on both body diode and external diode





$$E_{on,rr} = ((I_L - \Delta i_L)t_{rr} + Q_{rr})V_{bus}$$



## IGBT Switching








## Inductor Core Loss

- Governed by Steinmetz  
Equation:

$$P_v = K_{fe} f_s^\alpha (\Delta B)^\beta \quad [\text{mW/cm}^3]$$

- Parameters  $K_{fe}$ ,  $\alpha$ , and  $\beta$   
extracted from  
manufacturer data
- $\Delta B \propto \Delta i_L \rightarrow$  small losses  
with small ripple

$$P_{fe} = P_v A_c l_m \quad [\text{mW}]$$



## Steinmetz Parameter Extraction




Fig.6 Specific power loss as a function of peak flux density with frequency as a parameter.




Fig.7 Specific power loss for several frequency/flux density combinations as a function of temperature.



## Ferroxcube Curve Fit Parameters

Power losses in our ferrites have been measured as a function of frequency (f in Hz), peak flux density (B in T) and temperature (T in °C). Core loss density can be approximated<sup>(2)</sup> by the following formula :

$$P_{\text{core}} = C_m \cdot f^x \cdot B_{\text{peak}}^y (ct_0 - ct_1 T + ct_2 T^2) \quad [3]$$

$$= C_m \cdot C_T \cdot f^x \cdot B_{\text{peak}}^y \quad [\text{mW/cm}^3]$$

ferrite	f (kHz)	Cm	x	y	ct <sub>2</sub>	ct <sub>1</sub>	ct <sub>0</sub>
3C30	20-100	7.13.10 <sup>-3</sup>	1.42	3.02	3.65.10 <sup>-4</sup>	6.65.10 <sup>-2</sup>	4
	100-200	7.13.10 <sup>-3</sup>	1.42	3.02	4.10 <sup>-4</sup>	6.8 .10 <sup>-2</sup>	3.8
3C90	20-200	3.2.10 <sup>-3</sup>	1.46	2.75	1.65.10 <sup>-4</sup>	3.1.10 <sup>-2</sup>	2.45
3C94	20-200	2.37.10 <sup>-3</sup>	1.46	2.75	1.65.10 <sup>-4</sup>	3.1.10 <sup>-2</sup>	2.45
	200-400	2.10 <sup>-9</sup>	2.6	2.75	1.65.10 <sup>-4</sup>	3.1.10 <sup>-2</sup>	2.45
3F3	100-300	0.25.10 <sup>-3</sup>	1.63	2.45	0.79.10 <sup>-4</sup>	1.05.10 <sup>-2</sup>	1.26
	300-500	2.10 <sup>-5</sup>	1.8	2.5	0.77.10 <sup>-4</sup>	1.05.10 <sup>-2</sup>	1.28
	500-1000	3.6.10 <sup>-9</sup>	2.4	2.25	0.67.10 <sup>-4</sup>	0.81.10 <sup>-2</sup>	1.14
3F4	500-1000	12.10 <sup>-4</sup>	1.75	2.9	0.95.10 <sup>-4</sup>	1.1.10 <sup>-2</sup>	1.15
	1000-3000	1.1.10 <sup>-11</sup>	2.8	2.4	0.34.10 <sup>-4</sup>	0.01.10 <sup>-2</sup>	0.67


Table 1: Fit parameters to calculate the power loss density



## NSE/iGSE

- More complex empirical loss models exist, and remain valid for non-sinusoidal waveforms
- NSE/iGSE:


$$P_{\text{NSE}} = \left( \frac{\Delta B}{2} \right)^{\beta-\alpha} \frac{k_N}{T} \int_0^T \left| \frac{dB}{dt} \right|^{\alpha} dt$$




Van den Bossche, A.; Valchev, V.C.; Georgiev, G.B.; , "Measurement and loss model of ferrites with non-sinusoidal waveforms," Power Electronics Specialists Conference, 2004. PESC 04. 2004 IEEE 35th Annual , vol.6, no., pp. 4814- 4818 Vol.6, 20-25 June 2004 doi: 10.1109/PESC.2004.1354851



## Inductor Design




## Magnetics Losses







## Minimization of Losses

- For given core, number of turns can be used to index possible designs, with air gap solved after (and limited) to get correct inductance
- A minimum sum of the two exists and can be solved for



## Matlab Example





## Spreadsheet Design

	A	B	C	D	E
1				$f_x = B6*B5/B4/B11*10^4$	
2	<b>Design Params</b>		<b>Calculated Values</b>		
3	Ku	0.5	Kg	3.34E-02	
4	Bmax	0.25	Ig	9.58E-04	
5	Imax	5.5	n	34.64566929	
6	L	2.00E-04	Aw	0.004098636	
7	R	0.2	R	0.053774105	
8	rho	1.72E-06			
9					
10	<b>Core Geometry</b>				
11	Ac	1.27E+00			
12	Wa	2.84E-01			
13	MLT	3.69E+00			
14					

- Use of spreadsheet permits simple iteration of design
- Can easily change core, switching frequency, loss constraints, etc.



## $K_g$ and $K_{gfe}$ Methods



- Two closed-form methods to solve for the optimal inductor design *under certain constraints/assumptions*
- Neither method considers losses other than DC copper and (possibly) steinmetz core loss
- Both methods particularly well suited to spreadsheet/iterative design procedures

	$K_g$	$K_{gfe}$
Losses	DC Copper (specified)	DC Copper, SE Core Loss (optimized)
Saturation	Specified	Checked After
$B_{max}$	Specified	Optimized



## $K_g$ Method

- Method useful for filter inductors where  $\Delta B$  is small
- Core loss is not included, but may be significant particularly if large ripple is present
- Copper loss is specified through a set target resistance
- The desired  $B_{max}$  is given as a constraint
- Method does not check feasibility of design; must ensure that air gap is not extremely large or wire size excessively small
- Simple first-cut design technique; useful for determining approximate core size required
- Step-by-step design procedure included on website





## $K_{gfe}$ Procedure

The following quantities are specified, using the units noted:

Wire effective resistivity	$\rho$	( $\Omega\text{-cm}$ )
Total rms winding current, ref to pri	$I_{tot}$	(A)
Desired turns ratios	$n_2/n_1, n_3/n_1$ , etc.	
Applied pri volt-sec	$\lambda_1$	(V-sec)
Allowed total power dissipation	$P_{tot}$	(W)
Winding fill factor	$K_u$	
Core loss exponent	$\beta$	
Core loss coefficient	$K_{fe}$	( $\text{W}/\text{cm}^3\text{T}^\beta$ )

Other quantities and their dimensions:

Core cross-sectional area	$A_c$	( $\text{cm}^2$ )
Core window area	$W_A$	( $\text{cm}^2$ )
Mean length per turn	$MLT$	(cm)
Magnetic path length	$\ell_e$	(cm)
Wire areas	$A_{w1}, \dots$	( $\text{cm}^2$ )
Peak ac flux density	$\Delta B$	(T)



$$K_{gfe} \geq \frac{\rho \lambda_1^2 I_{tot}^2 K_{fe}^{(2/\beta)}}{4K_u(P_{tot})} 10^8$$

$$\Delta B = \left[ 10^8 \frac{\rho \lambda_1^2 I_{tot}^2}{2K_u} \frac{(MLT)}{W_A A_c^3 \ell_m} \frac{1}{\beta K_{fe}} \right]^{\left(\frac{1}{\beta+2}\right)}$$

$$n_1 = \frac{\lambda_1}{2\Delta B A_c} 10^4 \quad n_k = n_1 \frac{n_k}{n_1}$$

$$\alpha_k = \frac{n_k I_k}{n_1 I_{tot}} \quad A_{wk} \leq \frac{\alpha_2 K_u W_A}{n_2}$$

Verify



## $K_{gfe}$ Method: Summary

- Method enforces an operating  $\Delta B$  in which core and copper losses are minimized
- Only takes into account losses from standard Steinmetz equation; not correct unless waveforms are sinusoidal
- Does not consider high frequency losses
- Step-by-step design procedure included on website