Revision Details

- Text in Blue was added 10/23/16 to clarify expectations of PCB Layout Deliverables


# TiNY BOX CHALLENGE 

## Introduction

The Tiny Box Competition is a hardware design competition, part of ECE 581: Power Electronics in Fall 2016. The goal of the competition is to design, build, and test in open-loop a high efficiency, high powerdensity DC-DC converter leveraging techniques discussed in class.
Questions regarding the competition requirements should be discussed in class, so that all teams have equal knowledge of the competition expectations. Questions may be e-mailed to the instructor at any time, and will be discussed at the start of class the following lecture. Answers to select questions will be posted on the course website.

This document may be modified periodically to reflect questions/clarifications/alterations in response to questions. All students in the course will receive an e-mail when this document is updated.

## High Level Competition Specifications

The winning converter will be the unit which achieves the highest power density, i.e. fits in the smallest rectangular volume, while meeting the following specifications. All specifications must be demonstrated experimentally. In the event of a tie on volume, efficiency will be used to determine the winner.

| Parameter | Requirement | Comment |
| :---: | :---: | :---: |
| Voltage Input | $60 \mathrm{Vdc}, 10 \Omega$ series resistor |  |
| Maximum Output Power | 60 W |  |
| Output Voltage | $12 \pm 1 \mathrm{Vdc}$ |  |
| Input Ripple Current | $<5 \%$ | Measured as $I_{p k-p k} / I_{a v g}$ from the DC supply, in steady state, at full output power |
| Output Ripple Voltage | $<2 \%$ | Measured as $V_{p k-p k} / V_{\text {avg }}$ from the DC supply, in steady state, at full output power |
| TPE Efficiency | > $90 \%$ | Measured using TPE method ${ }^{1}$ |
| No-load Power Loss | <3W | Measured with load disconnected, but output voltage within specified range |
| Volume | $<6$ in $^{3}$ | Volume of minimum rectangle enclosing power stage |

[^0]
## Required Construction Details

For this competition, the design and prototype construction considers only the power stage, consisting of power semiconductor devices, passives, and gate drivers. Any requirements for additional isolated/nonisolated gate driver power supplies do not count towards total converter volume. No closed-loop control is required; the converter can be tested in open-loop at the various operating points necessary for the TPEF efficiency measurement, one-at-a-time.

The assessed volume of your converter is the volume of the minimum rectangular volume which encloses all components listed above. You may choose to make your PCB larger than this volume in order to include additional test points or connections for signals. If you choose to do so, a rectangle on the top silkscreen layer must be used to indicate the extent of the power stage.


Fig. 1: Testing Setup


Fig. 2: Example hardware entry

## Converter Realization

## Converter Components

All components used in the initial converter design must be commercially available, and in stock at the time of purchasing. Digikey and Mouser are preferred vendors for general components.

## Magnetics

If your converter contains magnetics of your own design, the cores must be available for commercial purchase in low quantities. Preferred vendors of magnetic cores from multiple companies include

- Elna Magnetics (http://www.elnamagnetics.com/)
- Allstar Magnetics (http://allstarmagnetics.com/)
- Dexter Magnetics (http://www.dextermag.com/)

The total cost of components for your converter is not to exceed $\mathbf{\$ 1 5 0}$ per group.
PCB
Printed Circuit Boards will be ordered on the date specified on the course schedule. All circuit boards will be ordered with Sierra Circuits' NoTouch, 6-layer specifications. Details are given at https://www.protoexpress.com/NoTouch-pcb/product-specs.jsp, except as specified below

| Parameter | Requirement |
| :--- | :---: |
| Maximum Area $^{1}$ | $10 \mathrm{in}^{2}$ |
| Maximum single dimension $^{1}$ | 6 in |
| Minimum trace/space | 6 mil |
| Minimum finished hole size | 15 mil |
| Board Outline | Top Soldermask; <br> Must be a closed rectangle |

${ }^{1}$ maximum dimensions apply to the complete board, including power stage and any additional testing/connection in the layout.

Each group will receive two (2) copies of their PCB layout. Prior to submission, each layout must successfully pass the AFV check here: https://www.protoexpress.com/orderProc/noTouchNew.jsp, with no issues found.

## Measurement Procedure

All measurements taken in order to verify the converter performance experimentally must be taken after the converter has been operating in steady-state for more than 60 seconds to ensure thermal stability. Ripple requirements need only be measured at full output power.

## Additional Resources

The following will be provided for each group.

1. A $10 \Omega$ resistor rated to handle full power operation of the converter
2. Access to sufficient testing equipment, if needed outside of students' current access

Additionally, a modulator board will be provided upon request to groups choosing to use it to generate (signal-level) modulation signals. Groups electing not to use this board may use any source of modulation signals and auxiliary power they choose, so long as all other requirements are met. The available platform consists of

1. 8 isolated power and signal connectors each containing
a. a 5 V digital modulation signal
b. a 15 V supply
c. an adjustable voltage-level supply, derived using a linear regulator from (b)
d. an isolated ground ("common")
2. A Mojo v3 FPGA board, using a Xilinx Spartan-6 FPGA
3. Code for the Mojo v3 to produce eight arbitrary pulsating signals

The 8 isolated connectors are arranged as follows

- 4 connectors are independently isolated, each to their own separate "common"
- 4 connectors are isolated relative to the FPGA, but all share a single common ground

In all cases, loads powered by an individual connector can consume no more than 70 mAdc .
To connect to the board, groups may choose to employ a mating connection on their PCB using 100milspacing, 4-position, single-row female headers, or by purchasing wires with equivalent housing. In any event, any components needed for connection must be included in the submitted BOMs.

PCB layout for mating connection spacing is available in the PCB starter files on the course website.

## Assignments and Schedule

## Competition Schedule

- October $3^{\text {rd }}$ - Competition Begins
- October $17^{\text {th }}$ - Paper Design Comparison Report Due
- October $24^{\text {th }}-$ Final Paper Design Report Due
- November $2^{\text {nd }}$ - PCB Layout Due
- November $23^{\text {rd }}-$ Testing Report Due
- December $7^{\text {th }}$ - Final Design Report Due

For all assignments, only one copy needs to be produced per group. All teams must work as a group of two, unless prior approval is received from the instructor. All deliverables are due at the start of class on the specified date.

A minimum of four (4) topologies must be considered. For each topology, the team must solve the converter operation for all parameters necessary to examine operation in steady-state (Average and

RMS currents, modulation signals, peak voltage stresses, passive sizing, etc.). Additionally, teams must state and justify predictions for converter performance in terms of:

1. Efficiency at full power
2. Power loss at zero load
3. Ripple current (input) and voltage (output)
4. Volume of main passive components

Optimization (component selection, switching frequency, passive realization) does not need to be completed, but the predictions must be made for real component values and a specific operating scenario. At minimum of one (1) topology must be different from those discussed in class or solved in homeworks 1-6, and a minimum of two (2) topologies must achieve ZVS.

In addition to the analysis of these four topologies, the teams must provide a discussion of the relative merits of each, and propose one of the selected topologies for construction.

## Final Paper Design Report

(Due October $24^{\text {th }}$ )
For the single, selected topology, teams must report on the process and results of optimization to meet all specifications with the minimum total volume. This includes justification and final selection of

1. Power Devices
2. Gate Driver Circuitry
3. Passive Devices
4. Switching Frequency

The report must include a complete converter schematic with part numbers for all devices.
PCB Layout Submission
(Due November $2^{\text {nd }}$ )
Teams must submit, by e-mail to the instructor, one .zip archive of the completed PCB layout. The layout must successfully pass Sierra Circuits’ AFV check prior to submission. The zip archive should contain the following file types from the Altium project:

1. PrjPcb
2. PcbLib
3. SchDoc
4. PcbDoc
5. SchLib

In your e-mail include your username and password (make sure to change your password to something not used for any other personal account) to the Sierra Circuits webpage. Prior to submission, move all quotes except the one final board which has passed AFV to your old/hidden folder. The quote should be specified with

- 4-day turn
- 2 board quantity
- 6 mil minimum trace/space
- (up to) 6 layers
- 15 mil hole size

Note: Sierra Circuits' AFV process may be unable to complete outside of business hours if the board has issues that cannot be resolved in an automated manner. Plan to complete your layout well before the deadline to ensure that an error-free AFV can be submitted before the deadline.

Additionally, teams must submit one (1) spreadsheet containing the parts required to construct the PCB. An example file will be posted on the course webpage. The columns, order, and formatting must match the example file exactly, and must show that the sum of all components ordered is less than $\$ 150$.

For all parts that the teams are requesting to be ordered, teams must submit immediately actionable resources for ordering. For vendors including Digikey and Mouser, this can be achieved by links to carts. For other vendors, quote documentation with ordering information will suffice.

The testing report contains only a listing of the objective testing results of the converter. An example template is posted to the course website. The submitted document must follow the template format exactly.

## Final Design Report

(Due December $7^{\text {th }}$ )
The final design report is a document of no more than five (5) pages (with figures). The document should describe, sequentially,

1. Selected Topology
2. Converter Analysis and Optimization
3. Converter Implementation
4. Testing Results
5. Discussion and Suggestions

[^0]:    ${ }^{1}$ Tennessee Power Electronics (TPE) efficiency is a weighted power efficiency defined as:

    $$
    \eta_{T P E F}=0.1 \eta_{P o=15 \mathrm{~W}}+0.15 \eta_{P o=30 \mathrm{~W}}+0.25 \eta_{P o=45 \mathrm{~W}}+0.5 \eta_{P o=60 \mathrm{~W}}
    $$

