Course Info

- Course focuses on design an modeling of "high frequency" power electronics
 - Course website: http://web.eecs.utk.edu/~dcostine/ECE581
 - Goal of course is understanding of motivations and issues with high frequency power electronics; analysis and design techniques; applications
- Prerequisites: undergraduate Circuits sequence, Microelectronics, ECE 481 – Power Electronics, or equivalent



Contact Info

Instructor: Daniel Costinett

- Office: MK504
- OH: T: 11-12, W:9-10, By appointment
- E-mail: Daniel.Costinett@utk.edu
- Email questions will be answered within 24 hours (excluding weekends)
- Please use [ECE 581] in the subject line



Course Structure

- Course meets MWF 10:10-11:-0 am
- Plan to spend ~9 hours per week on course outside of lectures
- Grading:
 - Homework/Lab: 40%
 - One homework per week
 - Assignments due on Fridays unless otherwise noted on course website
 - One design competition outside of class time
 - Midterm: 25%
 - Tentatively scheduled for October 29th
 - Final: 35%



Assignments

- Assignments due *at the start of lecture* on the day indicated on the course schedule
- No late work will be accepted except in cases of documented medical emergences
- Collaboration is encouraged on all assignments except quizzes and exams; Turn in your own work
- All work to be turned in through canvas

Textbook and Materials

The textbook

R.Erickson, D.Maksimovic, *Fundamentals of Power Electronics*, Springer 2001

will reference chapters 19-20 and reference materials from prior chapters. The textbook is available on-line from campus network. Purchase is not required for this course.

- MATLAB/Simulink, LTSpice will be used; All installed in the Tesla Lab
- Lecture slides and notes, additional course materials, homework, due dates , etc. posted on the course website
- Additional information on course website



Introduction

- Why high frequency?
 - Power Density
 - Control Bandwidth
- Techniques
 - Devices
 - Control
 - Topologies
 - Passives





Voltage Regulation Module



Motivating Example



Baseline Design

• Use TI WebBench (webench.ti.com) to get a baseline design



LTSpice Simulation





L	C _{out}	f _s	Diode	η (Sim)
22uH	22uF	202k	Si (FR)	93.9%







Diode Reverse Recovery





Datasheet RR Characteristics



TENNESSEE TENNESSEE

Charge Storage





IGBT Current Tailing





Schottky Diode



L	C _{out}	f_s	Diode	η (Sim)
22uH	22uF	202k	Si (FR)	93.9%
22uH	22uF	202k	Si Schottky	95.8%





Switching Transition – FET turn ON







MOSFET Switching Behaviors

5 Typ. output characteristics

 $I_{\rm D}$ =f($V_{\rm DS}$); $T_{\rm j}$ =25 °C parameter: $V_{\rm GS}$











MOSFET Stored Charge



Device Capacitances





Device Capacitances



TENNESSEE KNOXVILLE

DCM: Soft Switching



L	C _{out}	f_s	Diode	η (Sim)
22uH	22uF	202k	Si (FR)	93.9%
22uH	22uF	202k	Si Schottky	95.8%
4.6uH	22uF	202k	Si Schottky	98.2%









Id(M2)+Id(M1) **1 MHZ Operation** I(D1) 11A Id 11A-5A 5A--2A V(sw) V(g1) 56V -2A 42V V(out) V(sw) 60V 28V 14V 0V 28V--14V V(sw,out)*I(D1) V(sw)*(Id(M2)+Id(M1)) 50W -5V V(out)*I(R1) 140W--5W 60W--60W-1.92µs 1.96µs 2.00µs 2.04µs -20W-2.7µs 0.0µs 0.3µs 0.6µs 0.9µs 1.2µs 1.5µs 1.8µs 2.1µs 2.4µs 3.0µs

TENNESSEE KNOXVILLE



Synchronous Operation







Switching Transitions



Synchronous Simulation

Low Power Operation



Resonant Operation



Switching	L	Cout	f_{s}	Diode	η (Sim)
Hard	22uH	22uF	202k	Si (FR)	93.9%
Hard	22uH	22uF	202k	Si Schottky	95.8%
Soft	4.65uH	22uF	202k	Si Schottky	98.4%
Soft	710nH	4.4uF	1 MHz	Si Schottky	98.2%
Soft	710nH	4.4uF	1 MHz	MOSFET	99.6%
Resonant	10uH + 2.4uH	1uF + 10nF	225 kHz	Si Schottky	98.6%
Resonant	10uH + 2.4uH	1uF + 10nF	225 kHz	MOSFET	99.96%
					KNOXVILLE

Resonant Boost Converter



Resonant Circuits



Resonant Circuit Analysis



TENNESSEE KNOXVILLE

Soft Switching

- Advantages
 - Reduced switching loss
 - Possible operation at higher switching frequency
 - Lower EMI
- Disadvantages
 - Increased current and/or voltage stresses due to circulating current
 - Higher peak and rms current values
 - Complexity of analysis and modeling

Limitations: Gate Drive



Limitations: t_d/T_s

Limitations: Thermal

Kolar, J.W.; Drofenik, U.; Biela, J.; Heldwein, M.L.; Ertl, H.; Friedli, 开HROMOLS, Q.; 带WM Converter Power Density Barriers," *Power Conversion Conference* Physiology BSBEC vol., no., pp.P-9.P-29, 2-5 April 2007

Limitations: Magnetics Design

Limitations: Circuit Modeling

Rodríguez, M.; Rodríguez, A; Miaja, P.F.; Lamar, D.G.; Zúniga, J.S., "An Insight into the Switching Process of Power MOSFETs: An Improved Analytic International Content of Cont