



# Overlap Time

## 9 Typ. gate charge


$V_{GS} = f(Q_{gate})$ ;  $I_D = 5.2$  A pulsed

parameter:  $V_{DD}$



Gate threshold voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$ , $I_D = 0.34$ mA	2.5	3	3.5
Gate resistance	$R_G$	$f = 1$ MHz, open drain	-	1.8	-
					$\Omega$




## FET Turn-On




in act/sat  
 $i_{as} \approx g_{fs} (V_{gs} - V_{th})$



# Device Transconductance



## Example Simulation




$I=IF(V(g)<10,1,0)$


```
.model myD D(n=.01)
```

```
.model testFET VDMOS(Rg=.1 Rd=0 Rs=0 Vto=3 Kp=9 Cgdmax=0p
+ Cgdmin=0p Cgs=0p Cjo=1.5f Is=26p Rb=0m Vds=600 Ron=385m Qg=0n)
```



# Simulation Waveforms – Turn On




# Turn-Off Transition




$$P_{av(off)} = P_{av(on)} = \frac{1}{2} V_{ds} I_c \frac{t_{sw}}{T_s}$$



# Turn-off



# Turn-Off (Drain Dominated) *Add C<sub>ds</sub>*




# Gate- vs. Drain-Limited Switching

Initially, FET turns off completely  
 before  $V_{ds}$  begins to rise

$$\frac{dV_{ds}}{dt} = \frac{I_L}{C_{ds}}$$

if FET in cutoff

$$\frac{I_g}{C_{gd}} \gg \frac{I_L}{C_{ds}}$$




$$V_{ds} = V_{gs} + V_{gd}$$

during  $\frac{dV}{dt}$  internal  $\rightarrow V_{gs} = V_m$

$$\frac{dV_{ds}}{dt} = \frac{dV_{ds}}{dt} = \frac{I_g}{C_{gd}}$$

$\hookrightarrow P_{av(off)} \approx \phi$   
 if opposite is true,  $P_{av(off)} = P_{av(on)}$


## Simulation Results: Cds Sweep



# Limitations on Switching Speed

(1) overshoot / ringing

(2) Crosstalk / shoot-through



Remedies for cross-talk:

- (1) Decrease  $R_{g1k}$  on  $M_1$
- (2) Turn on  $M_2$  more slowly (increase  $R_{g2k}$  on  $M_2$ )
- (3) Use negative  $v_{gs}$  for turn-off

