R10000 Cache Architecture
Level-1 (L1) cache internal to CPU chip
- 32 KB, two-way set associative, instruction cache, managed as 512 64-byte cache lines
- 32 KB, two-way set associative, two-way interleaved data cache, managed as 1024 32-byte cache lines