POWER3 Processor (cont.)
2048-entry branch history table for predicting branch direction
Uses rename registers to allow out-of-order and speculative execution
Two FPUs with multiply-add instruction
Up to four outstanding L1 data cache misses and up to two outstanding L1 instruction cache misses