CMOS Scaling


Two motivations to scale down

Faster transistors, both digital and analog

To pack more functionality per area.

Lower the cost!

Full Scaling (Constant-Field Scaling) (which makes (some) physical sense)



Scale all dimensions and voltages by the same factor, so the field does not change, and the device physics will be about the same. Makes sense at the first glance.

Table 3.2	Full scaling of MOSFET dimensio	ons, potentials, and doping densities

Quantity	Before scaling	After scaling
Channel length	L	L' = L/S (
Channel width	W	W' = W/S
Gate oxide thickness	$t_{\sigma\pi}$	$t'_{ox} = t_{ox}/S$
Junction depth	x_j	$x'_j = x_j/S$
Power supply voltage	V_{DD}	$V'_{DD} = V_{DD}/S$
Threshold voltage	V70	$V_{T0}' = V_{T0}/S$
Doping densities	N_A	$N'_A = S \cdot N_A$
Doping densities	N_D	$N'_D = S \cdot N_D$
	1 4	

Will talk about these later

(A/cm) Constant filed \rightarrow constant current density W' = W/S $\downarrow \implies I_D' = I_D/S$ (S > 1)

$$P = I_D \cdot V_{DS} \qquad P' = I'_D \cdot V'_{DS} = \frac{1}{S^2} \cdot I_D \cdot V_{DS} = \frac{P}{S^2}$$
(holds for every instant)

Device resistance R = V/ILoad capacitance $C = C_{ox}WL$. C' = C/S Why? And why not so true? Switch delay time $\tau \sim RC$. $\tau' = \tau/S$ $f_T \propto (V_G - V_{th})/L^2$ or $f_T \propto v_{sat}/L$ How's f_T doing?

Table 3.3 Effects of full scaling upon key device characteristics

Quantity	Before scaling	After scaling
Oxide capacitance	C_{ox}	$C'_{\sigma n} = S \cdot C_{\sigma n}$
Drain current	I_D	$I'_D = I_D / S$
Power dissipation	Р	$P' = P/S^{2}$
Power density	P/Area	P'/Area' = P'/Area

Constant-Voltage Scaling (to make some economic sense by being compatible)

Table 3.4 Constant-voltage scaling of MOSFET dimensions, potentials, and doping densities

Quantity	Before scaling	After scaling	
Dimensions	W, L, t_{ox}, x_j	reduced by $S(W' = W/S, \ldots)$	(S > 1)
Voltages	V_{DD}, V_T	remain unchanged	
Doping densities	N_A, N_D	increased by $S^2 (N'_A = S^2 \cdot N_A, \ldots)$	

Table 3.5	Effects of constant-voltage	escaling upon k	ev device characteristics
	Ellevere of bettering the test	and the second sec	

Quantity	Before scaling	After scaling
Oxide capacitance	Cox	$C'_{ax} = S \cdot C_{ax}$
Drain current	I_D	$I'_D = S \cdot I_D$
Power dissipation	Р	$P' = S \cdot P$
Power density	P/Area	$P'/Area' = S^3 \cdot (P/Area)$
Switching delay time		$1/S^{2}$

Switching delay time

Moore's Law


- Gordon E. Moore (born 1929), a co-founder of Intel
- Moore's Law is the <u>empirical observation</u> made in 1965 that the number of transistors on an integrated circuit <u>for</u> <u>minimum component cost</u> doubles every 24 months (sometimes quoted as 18 months).
- Moore's law is not about just the density of transistors that can be achieved, but about the density of transistors at which the cost per transistor is the lowest.

Why Small (if they are already so small that we can't make them better)?

- To pack more functionality into each unit area
 - With feature size shrinking and wafer size growing, more and better products each wafer better economics



Transistor radio! 1965: \$1/transistor




2006: 1 "microdolar"/transistor


Moore's Law is Alive and Well ÉCOLE POLYTECHNIQU FÉDÉRALE DE LAUSANNI **Moore's Law is Alive and Well** 10,000,000,000 Itanium® Processor Family (Montecito) 1,000,000,000 100.000.000 10,000,000 Transistor Count 1,000,000 100,000 10,000 1,000 1970 1980 1990 2000 2010 90 nm Montecito processor breaks through billion transistor mark ahead of trend line with 1.72B transistors ht-R.D.D

Source: M. Bohr, Intel Development Forum, September 2004.






With 10 nm feature size, we are near the end of the road...



Can Moore's Law Go On Forever?

- People have had doubts for many years
- But so far so good (?)
- In the past, the doubts were more about processing limits than physics limits
- Processing limits have been overcome
 And probably will continue to be overcome
- Are we hitting the physics limits?

Before we look at the physics limits and alternative materials/devices, let's look at issues with CMOS scaling and new CMOS structures that currently let CMOS get by. Full Scaling (Constant-Field Scaling) (which makes (some) physical sense)



Scale all dimensions and voltages by the same factor, so the field does not change, and the device physics will be about the same. Makes sense at the first glance.


Table 3.2 Full scaling of MOSFET dimensions, potentials, and c	doping densities
--	------------------

Quantity	Before scaling	After scaling
Channel length	L	L' = L/S (4)
Channel width	W	W' = W/S
Gate oxide thickness	$I_{\sigma \pi}$	$t'_{ox} = t_{ox}/S$
Junction depth	X_j	$x'_j = x_j/S$
Power supply voltage	V_{DD}	$V'_{DD} = V_{DD}/S$
Threshold voltage	V70	$V_{T0}' = V_{T0}/S$
Doping densities	N_A	$N'_A = S \cdot N_A$
Dobulk gensities	N_D	$N'_D = S \cdot N_D$


Now we talk about these

Constant filed \rightarrow constant current density W' = W/S \Rightarrow $I_D' = I_D/S$

But we did not say why. Let's now have a closer look.




if we truly have constant field



 $\alpha = S$

Consider a simple pn junction within the depletion approximation (keep in mind the S/D junctions & the depletion under the channel)



The integral of the field is the built-in potential.

But the built-in voltage is largely determined by the band gap..., not much changed in the scaled junction

Think graphically about E, potential, and the band diagram

Full Scaling (Constant-Field Scaling) (which makes (some) physical sense)






Table 3.2	Full scaling of MOSFET	dimensions, pote	ntia	ls, and doping densities
-----------	------------------------	------------------	------	--------------------------

Quantity	Before scaling	After scaling
Channel length	L	$L' = L/S (S \ge 1)$
Channel width	W	W' = W/S
Gate oxide thickness	$t_{\sigma \pi}$	$t'_{ox} = t_{ox}/S$
Junction depth	X_{j}	$x'_j = x_j/S$
Power supply voltage	V_{DD}	$V'_{DD} = V_{DD}/S$
Threshold voltage	V70	$V'_{T0} = V_{T0}/S$
Doping densities	N_A	$N'_A = S \cdot N_A$
Doping densities	N_D	$N'_D = S \cdot N_D$
		Not exactly




Work out the details of constant-voltage scaling offline

The happy (even with the mess) scaling days are long gone. There are many issues with scaling... Among them, electrostatic control. (We are not going to talk about all of them.)



But the wafer is still "infinitely thick"...



The Si-O bond length in SiO₂ is 0.16 nm

Thicker high-k dielectric can be used, but...


For good electrostatic control, we really need to get rid of the body (bulk)

Solutions (for now)




For L = 20 nm, the Si needs to be thinner than 5 nm.

Ultra-thin body silicon-on-insulator



FinFET, 3D FET

Further reading: "Transistor Wars," IEEE spectrum, November 2011 http://spectrum.ieee.org/semiconductors/devices/transistor-wars




a) Bulk MOSFET

Deplete and then invert.

The bulk is a path for leakage.

Will need very high N_A for the substrate, to scale down the x_d of the S/D junctions, as well as the x_{dmax} of the FET channel. This will cause high S-to-D leakage.



- ➔ No need for depletion
- ➔ Lower vertical fields


Why is SOI a challenge? http://en.wikipedia.org/wiki/Silicon_on_Insulator For good electrostatic control, we really need to get rid of the body (bulk)


Solutions (for now)



For L = 20 nm, the Si needs to be thinner than 5 nm.


Ultra-thin body silicon-on-insulator






FinFET, 3D FET

Crystal structure of Si







http://www.webelements.com/silicon/crystal_structure.html

http://onlineheavytheory.net/silicon.html

If several monolayers thin, is Si still the Si as we know it?





 $3^3 = 27$ (3-2)³ = 1 $10^3 = 1000$ $(10-2)^3 = 512$

Half of the small cubes are on the surface!

Can Moore's Law Go On Forever?


- People have had doubts for many years
- But so far so good (?)
- In the past, the doubts were more about processing limits than physics limits
- Processing limits have been overcome
 And probably will continue to be overcome
- Are we hitting the physics limits?

Forget about details. The crystal constant of Si is 0.54 nm.

Fundamental scaling limit: 10 nm wall? 10 nm is only ~19 crystal constants!

Do the (semi-classical) semiconductor physics theories we rely on still work?


Are there alternatives to scaling to achieve faster devices?



Adapted from J.D. Plummer, Proceedings of IEEE, 2001.

One alternative is semiconductors in which electrons travel faster. (If our goal were only to make the device faster.)


But economics is in the driver's seat...




Reading: Ye, III-V MOSFETs (posted on course website).

How thin can Si (or any 3D stuff) go? For a 3D material, if we make it a few atoms thin, it's no longer that material as we know it! (Recall that 10X10X10 cube)

The need for lower dimensional materials







Graphene is 2D. It's 1-atom thin by nature. The "<u>ultimate SOI</u>" if we put it on an insulator.

If it ever (?) becomes the post-Si semiconductor, its 2D nature (actually, we may need to turn it into 1D) probably deserves more kudos than its fast moving electrons.


At the end of the road, we look for alternatives. We want things that are inherently low dimensional (2D or 1D)






Graphene: 2D

Graphite: 3D but layered (w/ van der Waals gaps)





Carbon nanotube: (quasi-)1D


Carbon nanotube FETs are considered promising.

1D. Good electrostatic control.


Challenges:

To achieve uniform diameter and chirality (for uniform band gap)

To place them into a dense, parallel array




Band structures of single-wall carbon nanotubes



McEuen et al, IEEE Trans on Nanotech 99, 78 (2002)


Band structure of graphene



http://exciting-code.org/carbon-graphene-from-the-ground-state-to-excitations

Simple theory to construct nanotube band structure: Quantizing **k**


Carbon nanotube indexing



https://www.frontiersin.org/articles/10.3389/fchem.2015.00059/full

Simple theory (not exact):

n - m = multiple of 3 \rightarrow metallic Therefore, armchair (n,n) always metallic, zigzag (n,0) metallic when n = multiple of 3, semiconducting otherwise. Now you see how challenge it is to get all tubes to have the same bandwidth



Alternative devices, architectures, systems???

ÉCOLE POLYTECHNIQUE FÉDÉRALE DE LAUSANNE

Invitation To Enter the NANO-World:



There's Plenty of Room at the Bottom An Invitation to Enter a New Field of Physics by Richard P. Feynman December 29th, 1959

~

Why cannot we write the entire 24 volumes of the Encyclopedia Brittanica on the head of a pin?

A future filled with tiny, molecule-sized computers-fast and powerful enough to do things like translate conversations on the fly or calculate complex climate models-may be closer than people think...

American Association for the Advancement of Science (AAAS), Annual Meeting (Boston, February, 2002)

2006

Adrian M. Ionescu

