ECE 551 System on Chip Design

Crash Course: VLSI Devices & Circuits


Garrett S. Rose Fall 2018



Adapted from Harris' slides from Harvey Mudd.

The Silicon Lattice


- Transistors are built on a silicon substrate
- Silicon is a Group IV material
- Forms crystal lattice with bonds to four neighbors





Device Engineering: The Roll of Dopants


- Silicon is a semiconductor
- Pure silicon has no free carriers and conducts poorly
- Adding dopants increases the conductivity
- Group V: extra electron (n-type)
- Group III: missing electron, called hole (p-type)






The p-n Junction

- Junction between p-type & n-type semiconductor forms diode.
- Current flows only in one direction



anode cathode






NMOS Transistor

- Four terminals: gate, source, drain, body
- Gate oxide body stack looks like a capacitor
 - Gate and body are conductors
 - SiO₂ (oxide) is a very good insulator
 - Called metal oxide semiconductor (MOS) capacitor
 - Even though gate is


no longer made of metal





NMOS Operation


- Body is commonly tied to ground (0 V)
- When the gate is at a low voltage:
 - P-type body is at low voltage
 - Source-body and drain-body diodes are OFF
 - No current flows, transistor is OFF





NMOS Operation


- When the gate is at a high voltage:
 - Positive charge on gate of MOS capacitor
 - Negative charge attracted to body
 - Inverts a channel under gate to n-type
 - Now current can flow through n-type silicon from source through channel to drain, transistor is ON





PMOS Transistor

- Similar, but doping and voltages reversed
 - Body tied to high voltage (V_{DD})
 - Gate low: transistor ON
 - Gate high: transistor OFF
 - Bubble indicates inverted behavior






Supply Voltage

- GND = 0 V
- In 1980's, V_{DD} = 5V
- V_{DD} has decreased in modern processes
 - High V_{DD} would damage modern tiny transistors
 - Lower V_{DD} saves power
- V_{DD} = 3.3, 2.5, 1.8, 1.5, 1.2, 1.0, ...




Transistors as Switches

- We can view MOS transistors as electrically controlled switches
- Voltage at gate controls path from source to drain






Foundation: The CMOS Inverter






Foundation: The CMOS Inverter






Foundation: The CMOS Inverter





More Complex Circuits: Pull-Up and Pull-Down Networks


- Pull-up net (PUP) off when pull-down (PDN) on
- PUP implemented as complement of PDN (Complementary MOS)
- If two FETs in parallel in PDN, counterparts in series in PUP
- Output (Y) connected to VDD or GND, never both







More Complex Circuits: Pull-Up and Pull-Down Networks


- Pull-up net (PUP) off when pull-down (PDN) on
- PUP implemented as complement of PDN (Complementary MOS)
- If two FETs in parallel in PDN, counterparts in series in PUP
- Output (Y) connected to VDD or GND, never both




























































Building Up: A 3-Input NAND Gate

- Y pulls low if ALL inputs are 1
- Y pulls high if ANY input is 0






CMOS Fabrication

- CMOS transistors are fabricated on silicon wafer
- Lithography process similar to printing press
- On each step, different materials are deposited or etched
- Easiest to understand by viewing both top and cross-section of wafer in a simplified manufacturing process



CMOS Inverter Cross-Section


- Typically use p-type substrate for nMOS transistors
- Requires n-well for body of pMOS transistors






Well and Substrate Taps

- Substrate must be tied to GND and n-well to $V_{\mbox{\scriptsize DD}}$
- Metal to lightly-doped semiconductor forms poor connection called Shottky Diode
- Use heavily doped well and substrate contacts / taps



Example Inverter Mask Set


- Transistors and wires are defined by *masks*
- Cross-section taken along dashed line





Detailed Mask Views

- Six masks
 - n-well
 - Polysilicon
 - n+ diffusion
 - p+ diffusion
 - Contact
 - Metal





Fabrication Steps

- Start with blank wafer
- Build inverter from the bottom up
- First step will be to form the n-well
 - Cover wafer with protective layer of SiO₂ (oxide)
 - Remove layer where n-well should be built
 - Implant or diffuse n dopants into exposed wafer
 - Strip off SiO₂

p substrate



Fab Step: Oxidation


- Grow SiO₂ on top of Si wafer
 - 900 1200 C with H₂O or O₂ in oxidation furnace

p substrate



Fab Step: Add/Spin Photoresist


- Spin on photoresist
 - Photoresist is a light-sensitive organic polymer
 - Softens where exposed to light





Fab Step: Lithography


- Expose photoresist through n-well mask
- Strip off exposed photoresist





Fab Step: Etch


- Etch oxide with hydrofluoric acid (HF)
 - Seeps through skin and eats bone; nasty stuff!!!
- Only attacks oxide where resist has been exposed





Fab Step: Strip Photoresist


- Strip off remaining photoresist
 - Use mixture of acids called piranah etch
- Necessary so resist doesn't melt in next step





Fab Step: N-Well Formation

- n-well is formed with diffusion or ion implantation
- Diffusion
 - Place wafer in furnace with arsenic gas
 - Heat until As atoms diffuse into exposed Si
- Ion Implanatation
 - Blast wafer with beam of As ions
 - Ions blocked by SiO₂, only enter exposed Si





Fab Step: Strip Oxide

- Strip off the remaining oxide using HF
- Back to bare wafer with n-well
- Subsequent steps involve similar series of steps

	n well
p substrate	



Fab Step: Deposit Polysilicon


- Deposit very thin layer of gate oxide
 - < 20 Å (6-7 atomic layers)
- Chemical Vapor Deposition (CVD) of silicon layer
 - Place wafer in furnace with Silane gas (SiH₄)
 - Forms many small crystals called polysilicon
 - Heavily doped to be good conductor

		Polysilicon Thin gate oxide
		Thin gate oxide
	n well	
p substrate		



Fab Step: Polysilicon Patterning


• Use same lithography process to pattern polysilicon





Self-Aligned Process


- Use oxide and masking to expose where n+ dopants should be diffused or implanted
- N-diffusion forms nMOS source, drain, and n-well contact





Fab Step: Pattern N-Diffusion Areas


- Pattern oxide and form n+ regions
- *Self-aligned process* where gate blocks diffusion
- Polysilicon is better than metal for self-aligned gates because it doesn't melt during later processing





Fab Step: Dope N-Diffusion Areas


- Historically dopants were diffused
- Usually ion implantation today
- But regions are still called diffusion





Fab Step: Complete N-Diffusion


• Strip off oxide to complete patterning step





Fab Steps: Repeat for P-Diffusion Areas


• Similar set of steps form p+ diffusion regions for pMOS source and drain and substrate contact





Fab Step: Form Contacts


- Now we need to wire together the devices
- Cover chip with thick field oxide
- Etch oxide where contact cuts are needed





Fab Step: Metalization

- Sputter on aluminum (or copper) over whole wafer
- Pattern to remove excess metal, leaving wires






Layout Considerations

- Chips are specified with set of masks
- Minimum dimensions of masks determine transistor size (and hence speed, cost, and power)
- Feature size *f* = distance between source and drain
 - Set by minimum width of polysilicon
- Feature size improves 30% every 3 years or so
- Normalize for feature size when describing design rules
- Express rules in terms of $\lambda = f/2$
 - E.g. λ = 0.3 µm in 0.6 µm process



Simplified Design Rules


• Conservative rules to get you started





Example Inverter Layout

- Transistor dimensions specified as Width / Length
 - Minimum size is $4\lambda / 2\lambda$, sometimes called 1 unit
 - In f = 0.6 µm process, this is 1.2 µm wide, 0.6 µm long



Summary

- MOS Transistors are stack of gate, oxide, silicon
- Can be viewed as electrically controlled switches
- Build logic gates out of switches
- Draw masks to specify layout of transistors
- Now you know everything necessary to start designing schematics and layout for a simple chip!

