Instruction Execution & Pipelining

Instruction Execution

CS160 😈

Ward 1

Instruction Execution

- Simple fetch-decode-execute cycle:
 - 1. Get address of next instruction from PC
 - 2. Fetch next instruction into IR
 - 3. Change PC
 - 4. Determine instruction type (add, shift, ...)
 - 4. If instruction has operand in memory, fetch it into a register
 - 5. Execute instruction storing result
 - 6. Go to step 1


Indirect Cycle

- Instruction execution may require memory access to fetch operands
- Memory fetch may use indirect addressing
 - Actual address to be fetched is in memory
 - Requires more memory accesses
 - Can be thought of as additional instruction subcycle



Ur

CS160




CS160 🖯

Ward 7

CS160 5

Ward 8

Data Flow (Indirect Diagram)




Data Path [1]

- Data path cycle: two operands going from registers, through ALU and results stored (the faster the better).
- Data path cycle time: time to accomplish above
- Width of data path is a major determining . factor in performance

Data Flow (Execute)

- May take many forms
- Depends on instruction being executed
- May include
 - Memory read/write
 - Input/Output
 - Register transfers
 - ALU operations



RISC and CISC Based Processors

RISC (Reduced Instruction Set Computer)
 vs

CISC (Complex Instruction Set Computer)

- "War" started in the late 1970's
- RISC:
 - · Simple interpret step so each instruction faster
 - Issues instructions more quickly (faster)

- Basic concept:

If RISC needs 5 instructions to do what 1 CISC instruction does but 1 CISC instruction takes 10 times longer than 1 RISC, then RISC is faster

RISC vs. CISC Debate

- CISC & RISC both improved during 1980's
 - CISC driven primarily by technology
 - RISC driven by technology & architecture
- RISC has basically won
 - Improved by over 50% / year
 - Took advantage of new technology
 - Incorporated new architectural features (e.g., Instruction Level Parallelism (ISL), superscalar concepts)
- Compilers have become critical component in performance


Ward 13 CS160 Ward 14 Ward 13 Ward 13 More on RISC & CISC • RISC-CISC debate largely irrelevant now - Concepts are similar • Heavy reliance on compiler technology - Modern RISC has "complicated" ISA • CISC leader (Intel x86 family) now has large RISC component

Prefetch

- Fetch accesses main memory
- Execution usually does not access main memory
- Can fetch next instruction during execution of current instruction
- Called instruction prefetch

Improved Performance

- But not doubled:
 - Fetch usually shorter than complete execution of one instruction
 - Prefetch more than one instruction?
 - If fetch takes longer than execute, then cache (will discuss later) saves the day!
 - Any jump or branch means that prefetched instructions are not the required instructions



Pipelining

 Add more stages to improve 	e performance
 For example, 6 stages: 	
 Fetch instruction (FI) 	Memory access
 Decode instruction (DI) 	

- Calculate operands (CO)
- Fetch operands (FO)
- Execute instruction (EI)
- Write operand (result) (WO) ? Memory access ?


Overlap these stages

CS160 😈

Important points

- An instruction pipeline passes instructions through a series of stages with each performing some part of the instruction.
- If the speed of two processors, one with a pipeline and one without, are the same, the pipeline architecture will not improve the overall time required to execute one instruction.
- If the speed of two processors, one with a pipeline and one without, are the same, the pipelined architecture has a higher throughput (number of instructions processed per second).

Timing of Pipeline



CS160 🖯

Ward 22

Execution Time

- Assume that a pipelined instruction processor has 4 stages, and the maximum time required in the stages are 10, 11, 10 and 12 nanoseconds, respectively.
- How long will the processor take to perform each stage? <u>12 nanoseconds</u>
- How long does it take for one instruction to complete execution? 48 nanoseconds
- How long will it take for ten instruction to complete execution? (48 + 9*12) nanoseconds

156 nanoseconds 15.6 nanoseconds/instru

```
CS160 🛃
```

? Memory access ?

Again, cache

saves the day!

Ward 21

CS160 5

4-Stage Pipeline

- Another example (with interstage buffers):
 - Fetch instruction (F)
 - Decode instruction and fetch operands (D)
 - Execute instruction (E) ? Memory access ?

Memory access


Ward 25

- Write operand (result) (W)

Ur


CS160

CS160



Long Stages – Execution [1]

 For a variety of reasons, some instructions take longer to execute than others (e.g., add vs divide) ⇒ stall



Some Potential Causes of Pipeline "Stalls"

- What might cause the pipeline to "stall"?
 - One stage takes too long (examples)
 - Different execution times (data hazard)
 - Cache miss (control hazard)
 - Memory unit busy (structural hazard)
 - Branch to a new location (control hazard)
 - Call a subroutine (control hazard)


CS160 🖯


Ward 26

Long Stages – Execution [2]

Solution:

- Sub-divide the long execute stage into multiple stages
- Provide multiple execution hardware so that multiple instructions can be in the execute stage at the same time
- Produces one instruction completion every cycle after the pipeline is full






Example of Avoiding Stalls

C ← add A B	C ← add A B
D ← subtract E C	F ← add G H
F ← add G H	M ← add K L
J ← subtract I F	D ← subtract E C
M ← add K L	J ← subtract I F
P ← subtract M N	$P \leftarrow subtract M N$
(a)	(b)

• Stalls eliminated by rearranging (a) to (b)

CS160 5

Data Dependencies in a Pipeline



Pipeline stalls until r1 has been written. (RAW hazard)

		1 2 3 4 5 6 7 8 9 10 11 12	2 1	3 14
r1 = r2 + r3	Instruction 1	FI DI CO FO EI WO		
r4 = <mark>r1</mark> - r3	Instruction 2	FI DI CO	į.	
	Instruction 3			
	Instruction 4			
CS160				Ward 34


RAW Hazard: Forwarding


- Hardware optimization to avoid stall
- Allows ALU to reference result in next instruction
- Example:

CS160 5


Instruction K: $C \leftarrow add A B$

Instruction K+1: $D \leftarrow$ subtract E C






Conditional Branches: Dynamic Prediction




Conditional Branches: Delayed Branch



With more stages, need to reorder more instructions.


CS160	Ward 38

Pipelining Speedup Factors [1]



Never get speedup better than the number of stages in a pipeline

Pipelining Speedup Factors [2]



Classic 5-Stage RISC Pipeline

Instruction Fetch (IF) Memory access • Instruction Decode & Register Fetch (ID) Execute / Effective Address (load-store) (EX) ? Memory access ? Memory Access (MEM) • Write-back (to register) (WB) Ur CS160 Ward 42 **Achieving Maximum Speed** Program must be written to accommodate instruction pipeline To minimize stalls, for example: Avoid introducing unnecessary branches Delay references to result register(s)

More About Pipelines

- Although hardware that uses an instruction pipeline will not run at full speed unless programs are written to accommodate the pipeline, a programmer can choose to ignore pipelining and assume the hardware will automatically increase speed whenever possible.
- Modern compilers are typically able to move instructions around to optimize pipeline execution for RISC architectures.

Parallelizations

Advanced Pipeline Topics


- Structural hazards (e.g., resource conflicts)
- Data hazards (e.g., RAW, WAR, WAW)
- Control hazards (e.g., branch prediction, cache miss)
- Dynamic scheduling
- Out-of-order issue
- Out-of-order execution
- Speculative execution
- Register renaming
-

CS160 😈

Ward 46

Superscalar Architecture [1]

- Superscalar architecture (parallelism inside single processor – Instruction-Level Parallelism) example
 - 2 pipelines with 2 ALU's
 - 2 instructions must not conflict over resource (e.g., register, memory access unit) and must not depend on other result




Ur

CS160

Superscalar Architecture [2]

 Superscalar architecture (parallelism inside single processor – Instruction-Level Parallelism) example



Processor-Level Parallelism

- Array processor: single control unit, large array of identical processors that perform same instructions on different data
- Vector processor: heavily pipelined ALU efficient at executing instructions on data pairs (like matrices) and vector register (set of registers that can be loaded simultaneously)
- Multiprocessors: more than one independent CPU sharing same memory
- Multicomputers: large number of interconnected computers that don't share memory but pass data on buses to share it

CS160 😈