TA Check Out Form
Lab 6

Student’s Name: 1.

2.

CheckList

1. Drawing the schematic of NAND gate
2. Creating the symbol of NAND gate
3. Drawing the layout of the NAND gate
4. Clean DRC
5. Matching Netlist and port
6. Extracted view of the NOR gate
7. Matching netlist and clean LVS