Switching Performance Improvement of IGBT Modules Using an Active Gate Driver

Zhiqiang Wang, Xiaojie Shi, Leon M. Tolbert, Benjamin J. Blalock
Center for Ultra-wide-area Resilient Electric Energy Transmission Networks (CURENT)
Department of Electrical Engineering and Computer Science
The University of Tennessee
Knoxville, TN 37996-2250, USA
zwang38@utk.edu

Abstract — This paper addresses the issues of switching behavior of a high power insulated gate bipolar transistor (IGBT) that works in hard switching conditions. First, the voltage and current switching waveforms of IGBT modules are described for an IGBT phase-leg module with an inductive load, and the associated switching losses, reverse recovery current of free-wheeling diodes, voltage overshoot, and EMI noise are analyzed. Based on the analysis, an actively controlled gate drive circuit is proposed, which provides optimization of the fast driving for low switching losses and short switching time, and slow driving for low noise and switching stress. Compared to a conventional gate drive strategy, the proposed active gate driver (AGD) has the capability of reducing the switching losses, delay time, and Miller plateau duration effectively during both turn-on and turn-off transient. Experimental results verify the validity and effectiveness of the proposed gate driving method.

I. INTRODUCTION

Efficiency is one of the most important issues among high power converters where IGBTs are widely used, and the gate drive circuit serving as the interface between the IGBT power switches and the logic-level signals can be optimized to achieve low losses. Conventional gate driver (CGD) circuits have employed fixed gate voltage and resistor networks, which are selected to minimize switching losses, suppress cross-talk and EMI noise, and also limit the power device stresses at switching transients. However, these conflicting requirements are difficult to be realized in a conventional gate driver.

Some work has been done on this topic during the last decade to reduce the switching losses by actively controlling the gate drive signals. A gate drive circuit for IGBTs with a snubber circuit was proposed in [1]. This circuit utilizes the recycled energy from the snubber circuit to drive the IGBT and cannot be directly applied to the hard-switched IGBTs. A multi-stage gate drive control concept has been proposed in [2] to realize optimal turn-on and turn-off performance. The switching delay and switching losses are effectively reduced using large gate current, and the current rising/falling rate are limited using small gate current. The main issues of this method are control complexity for accurate detection of the instances for changes in driving modes, and poor adaptivity to different IGBTs, even different current/voltage levels, due to fixed or predetermined control constants for certain switching stages. A gate driver based on the Miller’s plateau detection by a phase-locked loop (PLL) was analyzed and proposed in [3-5]. This technique is able to reduce switching loss by injecting an additional gate current, while it can result in poor operation under transient load current conditions, and the inherent one switching period delay of the updated control instructions impairs the overall effectiveness. A sensorless gate driver with feedback control of the turn-on and turn-off dynamics to reduce switching losses is described in [6-7]. The gate signal reference was obtained from a shape generator composed primarily by a lightly damped second-order filter which is difficult to be tuned. Also, the turn-off performance optimization is not considered, and turn-on delay is still quite large due to the intentionally designed low slew rate of the gate references.

Recently, there have been several research efforts on improving the switching performances using a digital approach [8-10]. These techniques could provide optimization between minimization of switching losses, reverse recovery current, and the collector emitter turn-off over-voltage by controlling the gate current in accordance with the desired switching operation. The main drawbacks associated with the digital method is the large delay times of the D/A and A/D conversion in the signal paths, as well as considerable cost for the high performance digital controller.

Other references focusing either on closed-loop/open-loop regulation of the collector current slope or collector emitter voltage slope was proposed and analyzed in [11-15]. Such techniques provided full $di/dt$ or $dv/dt$ control capability but sacrificed more or less switching losses during switching transients.

In this paper, a new gate drive circuit is proposed to reduce the switching delay time and switching loss under hard switching conditions. The proposed method can adaptively adjust the control parameters automatically regardless of different IGBTs, current and voltage levels. The fast response of the active gate driver further guarantees the control accuracy under different power levels. Experimental results verify the validity and effectiveness of the proposed gate driving method.

II. PROPOSED ACTIVE GATE DRIVE CIRCUIT

The proposed gate drive circuit (comprised of a turn-on and a turn-off section) based on $di/dt$ feedback control focuses on reducing the switching loss, delay, and total switching time, while maintaining the switching stress and EMI noise level during both turn-on and turn-off transients.

A. Turn-on Active Gate Driver

The block diagram of the turn-on active gate driver is shown in Fig. 1. In addition to a conventional totem pole gate drive
structure, the proposed active gate driver is mainly composed of five parts: $di/dt$ sensing, logic circuit, level shifter, source follower, and gate charger. The functionality of each part is described as follows.

The $di/dt$ sensing network is used to detect the different turn-on phases. The feedback control signal is obtained using the measurement of voltage across the parasitic inductance $L_{Ee}$ between the Kelvin emitter and power emitter of an IGBT module. This is a pragmatic choice since using a current sensor would make the circuit more complicated and expensive.

An open drain level shifter serves as an interface between the logic and source follower. The level shifter serves two purposes in this implementation: 1) it inverts the logic output, and 2) it references the logic output signal to the positive rail of the buffer. During operation of the level shifter, a small DC current flows in the level shifter keeping the source follower and gate charger biased in the correct state. Both the gate drive power and the level shift current are provided by a dc-dc power supply chip.

The source follower receives the logic signal from the level shifter, and activates/deactivates the gate charger. Another key function is that it reduces the resistive loss of the level shifter, as will be explained later.

The gate charger driven by the source follower injects an additional current into the gate at certain stages to minimize the turn-on delay time and switching losses. It also decouples the turn-on active gate driver from the conventional gate driver, as well as the turn-off active gate driver.

Fig. 2 illustrates the circuit implementation of the turn-on active gate driver. When the turn-on command $V_{in}$ is applied at the turn-on delay stage, the voltage across parasitic inductance $L_{Ee}$ is zero since no current is flowing through the IGBT. At this instant, the output of the AND logic circuit is high, which activates the level shifter’s small-signal MOSFET $M_1$, and subsequently the source follower MOSFET $M_3$ and gate charger MOSFET $M_2$ are turned on. Hence, the IGBT gate emitter capacitance $C_{ge}$ is now charged by the conventional gate current $i_{g1}$ together with an additional current $i_{g2}$.

The delay time can be significantly reduced by adjusting the control gate resistor $R_x$. However, the resistance should not be too small to prevent possible gate loop oscillation. The resistance is selected for reasonable damping and low gate loop equivalent resistance, i.e.

$$2\xi \sqrt{\frac{L_{Ee}}{C_{ge}}} < R_x < R_g$$

where, $\xi$ is the damping factor (usually around 0.707).

The gate is continuously charged until the gate voltage hits the threshold $V_{th}$ and the IGBT starts to conduct current. The collector current is increased with a rate of $di/dt$ defined by (2)

$$\frac{di}{dt} = \frac{V_{ce} - V_{ge}}{R_x C_{ies} / g_m}$$

where $g_c$ and $C_{ies} (=C_{gs}+C_{ge})$ are the transfer conductance and the input capacitance of the IGBT, and $L_{Ee}$ represents the parasitic inductance between power and Kelvin emitters.

Accordingly, the negative voltage drop across parasitic inductance $L_{Ee}$ is induced, given by

$$-L_{Ee} \frac{di}{dt} < V_{il,max}$$

where $V_{il,max}$ is the maximum allowable low-level input voltage of the AND logic circuit. The output of the AND logic circuit is flipped to low level close to $V_{ce}$. This low level output deactivates the $M_1$ of the level shifter, and consequently $M_3$ and $M_2$ are turned off, while $M_4$ is turned on.

The IGBT gate capacitance $C_{ge}$ is only charged by the conventional gate current $i_{g1}$, which means the $di/dt$, peak reverse recovery current, and the corresponding EMI noise level stay the same as the conventional gate drive circuit. The energy loss during the current rising stage is also not changed.

The turn-on and turn-off speed of $M_2$ depend on $R_3$ and $R_4$, respectively. To have fast switching speed of $M_2$, the resistance of $R_3$ and $R_4$ should be small. However, the resistive loss of the level shift is increased. The total loss of the auxiliary circuit $P_s$ can be estimated by


\[ P_s = Q_2 \cdot V_{cc} \cdot f_s + \frac{V_{cc}^2 \cdot D_{logic}}{R_3 + R_4} \]  

(4)

where \( Q_2 \) is the gate charge of \( M_2 \), \( f_s \) is the switching frequency, and \( D_{logic} \) is the duty cycle of the logic circuit’s output signal. The first term represents the driving loss of \( M_2 \), which is much smaller than the resistive loss, as shown in the second term. The source follower is an integral part in accelerating the switching speed of \( M_2 \) under the large resistance of \( R_3 \) and \( R_4 \). The source follower effectively decouples \( M_2 \)'s gate capacitance from the level shifter resistors. \( M_3 \) and \( M_4 \) are selected based on (5) to guarantee fast switching of \( M_2 \),

\[ C_{iss3} = C_{iss4} = \left( 1 - \frac{1}{10} \right) \cdot C_{iss2} \]  

(5)

where \( C_{iss2}, C_{iss3}, \) and \( C_{iss4} \) represent the input capacitance of \( M_2, M_3 \), and \( M_4 \), respectively.

At the end of current rising stage, the reverse recovery current of the free-wheeling diode (FWD) decays from peak value back to zero. The FWD stops conducting and starts to block voltage. Meanwhile, the collector current flowing through the sensing inductance \( L_{Ee} \) no longer changes. The output of the logic circuit is flipped back to a logic high level, and the gate charger is activated again. Higher gate current discharges the collector capacitor more rapidly. As a result, the duration of the Miller’s plateau and the collector-emitter voltage tail are reduced. The second part of the total turn-on energy losses due to the tail voltage is considerably reduced.

The gate charger continuously injects current into the gate until the turn-off command is received by the logic circuit. The large gate current speeds up the gate voltage rising to the steady-state value \( V_{cc} \), and minimizes the third part of turn-on switching losses. This ensures that the IGBT will spend less time in the active region while transitioning to the ohmic region. Hence, the total turn-on switching time and loss are reduced.

In the design of the proposed AGD, the dynamic and steady state behavior of the small signal transistors and the diodes should be taken into account. To realize a minimum control delay (below 50 ns) and high control accuracy, all of the active devices and logic gates should be selected to have small switching and propagation delay times. In addition, the on-state resistance \( R_{on} \) of the transistor \( M_2 \) and the on-resistance of decoupling diode \( D_s \) should also be low for proper operation.

**B. Turn-off Active Gate Driver**

The block diagram of the turn-off active gate driver is shown in Fig. 3. It is mainly composed by four function blocks: \( di/dt \) sensing, logic circuit, level shifter, and gate discharger. The functionality of each part is similar to turn-on AGD except that the gate discharger is controlled to remove current from gate capacitance during certain period of turn-off transient.

Fig. 4 illustrates the circuit implementation of the turn-off active gate driver. When the turn-off command \( V_{in} \) is applied to the AGD, the voltage across parasitic inductance \( L_{Ee} \) stays zero during both turn-off delay stage and voltage rising stage since no current is flowing through the IGBT. The output of the NOR logic gate is high, which activates the paralleled level shifter small-signal MOSFETs, and the gate discharger. The IGBT gate-emitter capacitance is then effectively discharged by the conventional gate current \( i_{pg} \) together with an additional current \( i_{D} \). The higher total gate current charges the Miller capacitor more rapidly, and thus results in a shorter voltage tail duration and lower turn-off switching loss.
level. This low level output deactivates the level shifter and the gate discharger by turning $S_1$, $S_2$, and $S_3$ off. The gate is only discharged through the CGD. Therefore, the second part of turn-off switching loss, and voltage spike induced by power loop parasitic inductance are the same as that for a CGD.

As soon as the device enters into the current tail stage, the gate discharger is activated again to speed up the gate voltage to its final value, $V_{ce}$. The switching loss, however, caused by the tail current is not affected.

From the above analysis, several features of the active gate driver can be observed. 1) The operation process is independent of current/voltage levels, as well as IGBT types with some variation of parasitic inductance $L_{le}$. 2) Both the turn-on and turn-off AGD share the same power supply as the buffer. 3) They work in complementary mode due to the control of command $V_{in}$ without interrupting each other. 4) High bandwidth detection and regulation circuits, e.g. current/voltage sensors, operational amplifier, etc. are avoided, which facilitates the potential integration into a gate drive chip [16].

III. EXPERIMENTAL VERIFICATION

Experimental results are presented for an IGBT module using both the CGD and AGD. The test set up is based on a double pulse tester illustrated in Fig. 5, which represents one phase leg of a three phase inverter with an inductive load.

The device used for the experimental test is a 600 V, 400 A Powerex IGBT module (CM400DY-12NF). The experimental waveforms are recorded by a Tektronix DPO5204 2 GHz 4 channel Digital Phospher Oscilloscope. The voltage was measured with a calibrated active high voltage probe Tektronix P5205, with sufficient bandwidth of 100 MHz. The collector current was measured using a T&M RESEARCH SSDN-015 coaxial shunt with resistance of 0.015 Ω and high bandwidth of 1.2 GHz. The switching energy loss is calculated by the math function of the oscilloscope.

The experimental test bed is shown in Fig. 6. The IGBT module and DC capacitor bank are connected by an internal planar busbar structure within the PCB board. The turn-on and turn-off AGD are integrated together with an advanced overcurrent protection board (discussed in [17]).

A. Turn-on Performance Improvement Verification

Comparison of the turn-on switching waveforms at 300 V DC bus voltage and 200 A load current with 10 Ω gate resistance is shown in Fig. 7 (a) and (b), respectively.

The waveforms plotted from top to bottom are the gate voltage, collector emitter voltage, turn-on energy loss, and collector current. With the conventional gate drive, the turn-on delay is around 0.5 µs, while it is reduced to around 0.15 µs when the active gate driver is used. The reverse-recovery current of both cases are kept at the same value (43 A). The Miller plateau time is reduced from 1.4 µs with CGD to 0.35 µs with AGD, which leads to a shorter voltage tail and turn-on energy loss decrease from 14.9 mJ to 11.0 mJ.

Different turn-on gate resistors (2.5 Ω, 5 Ω, 10 Ω, 15 Ω) are used under a constant load current of 200 A and DC bus voltage of 300 V are also tested. The results are imported into MATLAB and compared, as shown in Fig. 8 (a) and (b).
Experimental waveforms are also measured under different current levels (10 A, 50 A, 120 A, 200 A), with a gate resistor of 10 Ω and DC bus voltage of 300 V for both the CGD and proposed AGD. The results are imported into MATLAB and compared, as shown in Fig. 9 (a) and (b).

Based on the above experimental results, the turn-on energy loss, delay time, peak reverse-recovery current, and Miller plateau duration as functions of the gate resistance $R_g$ and current level $I_c$ are plotted for both gate drive circuits under 300 V DC bus voltage, as shown in Fig. 10 (a) to (d), respectively.

As the turn-on gate resistor is increased, the delay time and the dissipated turn-on energy increases monotonically, while the peak reverse-recovery current decreases. The delay time of the proposed AGD circuit only changes from 100 ns to 150 ns, even shorter than that of a CGD with gate resistance of 2.5 Ω. The reverse recovery current peak values are nearly the same. The switching energy is reduced by 20% to 35% in the plotted gate resistor and current level range, and the turn-on delay is reduced by 50% to 80%. The Miller plateau duration, which represents a significant part of total turn-on switching time, is reduced by 30% to 80% in the plotted range. Moreover, there is a trend that more switching time and energy loss are saved with larger gate resistance and higher current levels.

**B. Turn-off Performance Improvement Verification**

The turn-off experimental results with the same power module and test conditions as turn-on are obtained. Comparison of the
turn-off switching waveforms at 300 V DC bus voltage, and 200 A load current with 10 Ω gate resistance is shown in Fig. 11 (a) and (b), respectively.

The proposed AGD circuit reduces the turn-off delay time from 0.75 µs to 0.3 µs, and turn-off switching energy loss from 5.72 mJ to 4.48 mJ, while keeping the same turn-off overvoltage (50 V) as that of using the CGD. The Miller plateau time is reduced from 0.4 µs to 0.25 µs, which contributes to the contraction of voltage tail and turn-off energy loss.
Different turn-off gate resistors (2.5 $\Omega$, 5 $\Omega$, 10 $\Omega$, 15 $\Omega$) are used under a constant load current of 200 A and DC bus voltage of 300 V for both the CGD and proposed AGD to compare their switching characteristics, as shown in Fig. 12 (a) and (b).

Turn-off experimental waveforms are also measured and compared under different current levels (10 A, 50 A, 120 A, 200 A), with a gate resistor of 10 $\Omega$ and DC bus voltage of 300 V for the CGD and proposed AGD, as shown in Fig. 13 (a) and (b).

The turn-off energy loss, delay time, overshoot voltage, and Miller plateau duration during turn-off transient as functions of the gate resistance $R_g$ and current level $I_c$ are plotted for both gate drive circuits from Fig. 14 (a) to (d) respectively.

The delay time and the dissipated turn-off energy are increased with the increase of gate resistance, while the voltage overshoot decreases. When the AGD is used, the delay time fluctuation is small (around from 220 ns to 400 ns), compared with the delay time of 260 ns to 1100 ns with the CGD. The voltage overshoot is nearly the same. The turn-off switching energy is reduced by 15% to 33% in the plotted gate resistor and current level range, and the turn-off delay is reduced by 15% to 64%. The Miller plateau duration is reduced by 36% to 47% in the plotted range.
circuit, and passive components, and does not require any independent isolated power supply, it is appropriate for chip integration.

ACKNOWLEDGEMENT

This work was partially funded by the II-IV Foundation and Oak Ridge National Laboratory under the U.S. Department of Energy’s Vehicle Technologies Program. This work made use of Engineering Research Center Shared Facilities supported by the Engineering Research Center Program of the National Science Foundation and DOE under NSF Award Number EEC-1041877 and the CURENT Industry Partnership Program.

REFERENCES


Like the turn-on test results, more switching time and energy loss are saved with larger gate resistance and higher current levels, which indicates that the proposed AGD is preferable for high current levels. A novel active gate drive circuit of high power IGBT modules useful for switching performance improvement is proposed. The proposed active gate driver receiving the feedback signal from the parasitic inductance between Kelvin emitter and power emitter of an IGBT module, can adaptively control the gate voltage regardless of different gate resistors, power levels, and IGBT modules, which make it compatible with a wide range of IGBT applications, especially for EMI sensitive applications and high power converters.

IV. CONCLUSION

A double pulse tester based experimental setup was constructed and switching waveforms with both types of gate drivers were measured and compared. The experimental results verify that the proposed active gate driver has the capability of reducing the switching losses, delay time, and Miller plateau duration effectively during both turn-on and turn-off transients.

The proposed solution is flexible in that it can be used as an active gate driver or a conventional one, depending on the user’s needs. Conversion between them is effortless, requiring the simple removal or connection of the jumper in series with the gate charger/discharger to disconnect or connect the auxiliary circuit. Moreover, given that the auxiliary circuit only contains several small-signal active devices, simple logic

![Fig. 14. Comparison of the two methods under different current levels and gate resistances.](image)