


A/D Nomenclature



$Q_{A/D}[\cdot]$ → A/D Quantization Characteristic when not saturated

$$Q_{A/D}[\cdot] \equiv g_{v_s}^{A/D} \cdot \tilde{v}_s[k] \equiv Q_{A/D}[\tilde{v}_s[k]]$$


$n_{A/D}$ = # of bits of A/D

$g_{v_s}^{A/D}$ = quantization resolution of v_s due to A/D [volts/bin]
 common case $g_{v_s}^{A/D} = \frac{V_{FS}}{2^{n_{A/D}}}$

$\tilde{v}_s[k]$ = integer number representing A/D bin (actual binary encoded number out of A/D)

$v_s^{\diamond}[k]$ = equivalent quantized value [volts]

$$v_s^{\diamond}[k] = \tilde{v}_s[k] \cdot g_{v_s}^{A/D}$$



$$\tilde{v}_s[k] \in \mathbb{Z}^+$$

$$0 \leq \tilde{v}_s[k] \leq 2^{n_{A/D}}$$


PWM Nomenclature

PWM clock is T_{clk}


$$T_{clk} = \frac{T_s}{N_r}$$

N_r = number of clocks per period T_s
‡ maximum value of PWM counter (sawtooth)

$$f_{PWM} = \frac{1}{N_r T_{clk}}$$



Digital Loop Resolution Limits



Assume $G_c(z)$ has an integral component
 steady-state occurs when $e^\Delta[k] = 0$

PWM Quantization

$$N_r = 8$$

In steady-state, before any quantization

$$m(D) = \frac{V_o}{V_g} = D \text{ for Buck} \\ = \frac{1}{1-D} \text{ for Boost}$$



with DPWM quantization

$$M(D^\diamond) = \frac{V_o(D^\diamond)}{V_g}$$


$$V_o(D^\diamond) = M(D^\diamond) V_g$$

In general, DPWM results in a quantization of steady-state output voltage

$$q_{V_o}^{(DPWM)} = \left. \frac{\partial M}{\partial D} \right|_{D^\diamond} \cdot V_g \cdot \frac{1}{N_r}$$




Limit Cycling




Limit Cycling

$g_{vo}^{DPWM} \rightarrow g_{vo}^{A/D} \rightarrow \text{limit cycling}$




Limit Cycling



if $g_{vo}^{DPWM} < g_{vo}^{A/D} \rightarrow$ No limit cycling

Vo_{out} is sensed with
Vo_{set} set with

Example Waveforms



low frequency oscillation
between adjacent duty
cycle bins





Fig 5.10