


Final Project

- Select a dc-dc converter and application, design a closed-loop digital controller
- Detail
 - Converter Design (brief, may leverage midterm)
 - Target performance (both large and small-signal)
 - should be aggressive
 - Design and final implementation
- Design must include
 - Realistic ADC/DPWM models (sampling, delay, quantization)
 - At least one additional nonlinearity (Nonlinear controller, GSS, etc.)
 - At least one technique from an IEEE publication not directly discussed in class
- Validation must include
 - Direct comparison between small-signal prediction and large-signal performance
 - Testing over conditions motivating valid operation in a realistic use case
- Apply techniques from class
- Should result in prototype-ready paper design
- Validate through simulation (PLECs/Simulink)
- Presentations Nov 25th
- Report Due December 2nd
 - Narrative of analysis and results
 - Clear but minimally “wordy”
 - IEEE format (though incomplete content w.r.t. review and explanation)

Integral Gain Limitations

Previously assumed $G_c(z)$ had an integral component



In steady-state, only integral component dictates output

$$c[k] = f(c_I[k])$$

In steady-state

$$c[k] = k_I \sum_{n=-\infty}^k e[n]$$

some integer

if $k_I > 1$, some values of $c[k]$ are inaccessible

if $k_I \leq 1$, full DPWM resolution accessible in steady-state

Limit Cycling Conclusions

Conditions on β_{no}^{DPM} - vs. β_{no}^{AD} & on k_I are neither necessary nor sufficient to guarantee no limit cycling

Not necessary \rightarrow some bms have a steady-state DC solution even if $\beta_{no}^{DPM} > \beta_{no}^{AD}$; just not all bms will.

Not sufficient \rightarrow dynamic effects may still result in limit cycling

Does it matter?

If n_{AD} & N_r are very large, we may not care

What can be done?

(0) Increase DPM resolution by increasing $f_{clk} = \frac{1}{T_{clk}} \rightarrow \uparrow N_r$

(1) Drop ADC resolution ($\downarrow n_{AD}$)

(2) Drop f_s to allow higher $N_r \rightarrow$ Requires redesign of passive elements, etc.

(3) Next couple slides on alternate DPMs

Hybrid DPWM

