

## SYSTEM FUNCTIONS ARE OFTEN SPLIT BETWEEN THE CPU AND AN ASIC

- The most economical means of implementing logic functions is to use a microprocessor.
- When the microprocessor is too slow or too busy to handle some fast inputs and outputs, an ASIC can be used to implement high-speed concurrent operations.



# A VARIETY OF ICS ARE POSSIBLE





MICROELECTRONIC SYSTEM DESIGN CONSISTS OF ITERATIVE REFINEMENTS OF SYNTHESIS AND VERIFICATION



## ECE 551 & ECE 651

- ECE 551 (logic level; b/w):
  - Pairs create project using VHDL
  - Simulate pre-synthesis and post-layout
  - Demonstrate using 200K-gate Xilinx FPGA on Spartan3 Board with I/O
  - Implement on screen only using Altera FPGA
- ECE 651 (physical level; color):
  - Perform custom IC design (but not submit for fab)
  - Compare manual design vs. automated tools
  - Study nanometer design issues (cross-talk, power)

#### **FAB FOUNDRIES COST BILLIONS**

- Intel spent \$3 billion to construct and equip its integrated circuit fabrication facility in Chandler, Arizona.
- The foundry produces 300-mm wafers using feature sizes of 45 nanometers.



http://www.intel.com/

#### MASK CHARGES COST MILLIONS

 According to SemaTech, a mask set for 65-nm costs \$3 million.





http://www.tsmc.com/

© 2011 -- Don Bouldin

#### SHARING MASK/WAFER COSTS



http://www.ssec.honeywell.com/

http://www.mosis.org/

© 2011 -- Don Bouldin



## STANDARD-CELLS ARE BEST FOR HIGH-QUANTITY APPLICATIONS WITH RAM

- Vendor develops library disk files of logic functions (and internal RAM or cache).
- Standard-Height
  - Library Cells



- User selects cells and specifies *two* layers of interconnections
- After place & route, masks are made for all layers
- Replaces 20,000 to 2,000,000 gates (or more)
- Workstation-based development system costs more than \$ 200K
- Turnaround time for prototypes is 8 weeks



#### STANDARD-HEIGHT CELL CHIPS CAN ALSO USE EMBEDDED RAM





## SPECIAL TECHNIQUES ARE USED FOR LAYOUT OF ANALOG CIRCUITS

- Layouts use multi-gate fingers and commoncentroid symmetry to improve matching of devices.
- Poly2-Poly1 capacitors save space.
- Switched-capacitor circuits replace large resistors.
- Guard rings reduce noise.



## SIGNAL INTEGRITY AND POWER ISSUES ARE ESCALATING

#### Effects of Crosstalk: Delay Uncertainty



http://www.tomshardware.com/

© 2011 -- Don Bouldin

#### **COURSE GOALS**

This design-oriented course involves:

- (1) comparison of layout methods (manual vs. two automatic ones)
- (2) nanometer design issues (cross-talk, power, yield)
- (3) with local/remote access to LINUX workstations
- (4) grade depending on homework and final exam
- (5) all presentation slides will be posted on the web:

http://web.eecs.utk.edu/~bouldin/courses/651/overview.html