

1 **IEEE P1734™/D0.8**  
2 **Draft Standard for Quality of Electronic**  
3 **and Software Intellectual Property used**  
4 **in System and System on Chip (SoC)**  
5 **Designs**

6 Sponsor  
7 **Design Automation Standards Committee**  
8 of the  
9 **IEEE Computer Society**

10 Approved <XX Month 20XX>  
11 **IEEE-SA Standards Board**

12  
13  
14 Copyright © 2010 by the Institute of Electrical and Electronics Engineers, Inc.  
15 Three Park Avenue  
16 New York, New York 10016-5997, USA

17 All rights reserved.

18 This document is an unapproved draft of a proposed IEEE Standard. As such, this document is subject to change.  
19 **USE AT YOUR OWN RISK!** Because this is an unapproved draft, this document must not be utilized for any  
20 conformance/compliance purposes. Permission is hereby granted for IEEE Standards Committee participants to  
21 reproduce this document for purposes of international standardization consideration. Prior to adoption of this  
22 document, in whole or in part, by another standards development organization, permission must first be obtained  
23 from the IEEE Standards Activities Department (stds.ipr@ieee.org). Other entities seeking permission to reproduce  
24 this document, in whole or in part, must also obtain permission from the IEEE Standards Activities Department.

25 IEEE Standards Activities Department  
26 445 Hoes Lane  
27 Piscataway, NJ 08854, USA

28  
29

1 **Abstract:** This specification defines a standard XML format for representing electronic IP quality  
2 information, based on an information model for electronic IP quality measurement. It includes a  
3 schema and the terms that are relevant for measuring electronic IP quality, including software that  
4 executes on the system. The schema and information model can be focused to represent particular  
5 categories of interest to IP users. In the context of this document, the term “IP” shall be used to mean  
6 Intellectual Property electronic design data. Electronic Design Intellectual Property is a term used in the  
7 electronic design community. It refers to a reusable collection of design specifications that represent the  
8 behavior, properties, and/or representation of the design in various media.  
9 **Keywords:** Electronic Design Automation, EDA, XML Design Meta Data, Quality IP Metrics, QIP, XML  
10 Schema, Semantic Consistency Rules, SRCs, Design Environment, Use Models, Implementation  
11 Constraints, Register Transfer Logic, RTL, Verification IP, VIP, Analog and Mixes Signal, AMS, Micro-  
12 Electro-Mechanical Systems, MEMS, Electronic System Level, and ESL.  
13

14

15

---

The Institute of Electrical and Electronics Engineers, Inc.  
3 Park Avenue, New York, NY 10016-5997, USA  
Copyright © 20XX by the Institute of Electrical and Electronics Engineers, Inc.  
All rights reserved. Published <XX Month 20XX>. Printed in the United States of America.

IEEE is a registered trademark in the U.S. Patent & Trademark Office, owned by the Institute of Electrical and Electronics Engineers, Incorporated.

**PDF: ISBN 978-0-XXXX-XXXX-X STDXXXXX**  
**Print: ISBN 978-0-XXXX-XXXX-X STDPDXXXXX**

*No part of this publication may be reproduced in any form, in an electronic retrieval system or otherwise, without the prior written permission of the publisher.*

1 **IEEE Standards** documents are developed within the IEEE Societies and the Standards Coordinating Committees of the IEEE  
 2 Standards Association (IEEE-SA) Standards Board. The IEEE develops its standards through a consensus development process,  
 3 approved by the American National Standards Institute, which brings together volunteers representing varied viewpoints and  
 4 interests to achieve the final product. Volunteers are not necessarily members of the Institute and serve without compensation.  
 5 While the IEEE administers the process and establishes rules to promote fairness in the consensus development process, the IEEE  
 6 does not independently evaluate, test, or verify the accuracy of any of the information or the soundness of any judgments  
 7 contained in its standards.

8 Use of an IEEE Standard is wholly voluntary. The IEEE disclaims liability for any personal injury, property or other damage, of  
 9 any nature whatsoever, whether special, indirect, consequential, or compensatory, directly or indirectly resulting from the  
 10 publication, use of, or reliance upon this, or any other IEEE Standard document.

11 The IEEE does not warrant or represent the accuracy or content of the material contained herein, and expressly disclaims any  
 12 express or implied warranty, including any implied warranty of merchantability or fitness for a specific purpose, or that the use of  
 13 the material contained herein is free from patent infringement. IEEE Standards documents are supplied “**AS IS.**”

14 The existence of an IEEE Standard does not imply that there are no other ways to produce, test, measure, purchase, market, or  
 15 provide other goods and services related to the scope of the IEEE Standard. Furthermore, the viewpoint expressed at the time a  
 16 standard is approved and issued is subject to change brought about through developments in the state of the art and comments  
 17 received from users of the standard. Every IEEE Standard is subjected to review at least every five years for revision or  
 18 reaffirmation, or every ten years for stabilization. When a document is more than five years old and has not been reaffirmed, or  
 19 more than ten years old and has not been stabilized, it is reasonable to conclude that its contents, although still of some value, do  
 20 not wholly reflect the present state of the art. Users are cautioned to check to determine that they have the latest edition of any  
 21 IEEE Standard.

22 In publishing and making this document available, the IEEE is not suggesting or rendering professional or other services for, or  
 23 on behalf of, any person or entity. Nor is the IEEE undertaking to perform any duty owed by any other person or entity to  
 24 another. Any person utilizing this, and any other IEEE Standards document, should rely upon his or her independent judgment in  
 25 the exercise of reasonable care in any given circumstances or, as appropriate, seek the advice of a competent professional in  
 26 determining the appropriateness of a given IEEE standard.

27 Interpretations: Occasionally questions may arise regarding the meaning of portions of standards as they relate to specific  
 28 applications. When the need for interpretations is brought to the attention of IEEE, the Institute will initiate action to prepare  
 29 appropriate responses. Since IEEE Standards represent a consensus of concerned interests, it is important to ensure that any  
 30 interpretation has also received the concurrence of a balance of interests. For this reason, IEEE and the members of its societies  
 31 and Standards Coordinating Committees are not able to provide an instant response to interpretation requests except in those  
 32 cases where the matter has previously received formal consideration. A statement, written or oral, that is not processed in  
 33 accordance with the IEEE-SA Standards Board Operations Manual shall not be considered the official position of IEEE or any of  
 34 its committees and shall not be considered to be, nor be relied upon as, a formal interpretation of the IEEE. At lectures, symposia,  
 35 seminars, or educational courses, an individual presenting information on IEEE standards shall make it clear that his or her views  
 36 should be considered the personal views of that individual rather than the formal position, explanation, or interpretation of the  
 37 IEEE.

38 Comments for revision of IEEE Standards are welcome from any interested party, regardless of membership affiliation with  
 39 IEEE. Suggestions for changes in documents should be in the form of a proposed change of text, together with appropriate  
 40 supporting comments. Recommendations to change the status of a stabilized standard should include a rationale as to why a  
 41 revision or withdrawal is required. Comments and recommendations on standards, and requests for interpretations should be  
 42 addressed to:

43 Secretary, IEEE-SA Standards Board  
 44 445 Hoes Lane  
 45 Piscataway, NJ 08854  
 46 USA

47 Authorization to photocopy portions of any individual standard for internal or personal use is granted by The Institute of  
 48 Electrical and Electronics Engineers, Inc., provided that the appropriate fee is paid to Copyright Clearance Center. To arrange for  
 49 payment of licensing fee, please contact Copyright Clearance Center, Customer Service, 222 Rosewood Drive, Danvers, MA  
 50 01923 USA; +1 978 750 8400. Permission to photocopy portions of any individual standard for educational classroom use can  
 51 also be obtained through the Copyright Clearance Center.

## 1 Introduction

2 This introduction is not part of IEEE P1734/D0.8, Draft Standard for Quality of Electronic and Software Intellectual  
3 Property used in System and System on Chip (SoC) Designs.

4 The purpose of this standard is to provide a unified view of quality measures for IP to facilitate the use and  
5 integration of this IP used in electronic system design. These quality measures can be evaluated in the  
6 context of the end application to help determine suitability and plan mitigation measures for potential  
7 integration gaps. This can enable the continuous improvement of IP used for system design and  
8 verification by providing a mechanism for qualitative comparison between such IP. The standard IP quality  
9 measures and characteristic exchange format defined can be incorporated into a variety of EDA tools. The  
10 goal of this specification is to specify a quality standard metric that will account for the variances in  
11 designing, verifying and testing the IP, which will result in fair quality assessment, reducing the risk of  
12 schedule slip or mask spins due to faulty IP.

13 The working group consisted of electronic system, IP provider, semiconductor, and EDA companies, and  
14 used the VSI Alliance Quality IP (QIP) metric as a baseline for the metrics. The data specified by the  
15 standard is extensible in locations specified in the schema. This structure can be used as the basis of both  
16 manual and automatic methodologies.

17 This standardization project provides electronic design and system on chip engineers with a well-defined  
18 standard that meets their requirements in evaluating and validating IP and enables a step function increase  
19 in their productivity. This standardization project also provides the EDA industry with a standard to which  
20 they can adhere and that they can support in order to deliver their solutions in this area.

## 21 Notice to users

## 22 Laws and regulations

23 Users of these documents should consult all applicable laws and regulations. Compliance with the  
24 provisions of this standard does not imply compliance to any applicable regulatory requirements.  
25 Implementers of the standard are responsible for observing or referring to the applicable regulatory  
26 requirements. IEEE does not, by the publication of its standards, intend to urge action that is not in  
27 compliance with applicable laws, and these documents may not be construed as doing so.

## 28 Copyrights

29 This document is copyrighted by the IEEE. It is made available for a wide variety of both public and  
30 private uses. These include both use, by reference, in laws and regulations, and use in private self-  
31 regulation, standardization, and the promotion of engineering practices and methods. By making this  
32 document available for use and adoption by public authorities and private users, the IEEE does not waive  
33 any rights in copyright to this document.

## 1 Updating of IEEE documents

2 Users of IEEE standards should be aware that these documents may be superseded at any time by the  
3 issuance of new editions or may be amended from time to time through the issuance of amendments,  
4 corrigenda, or errata. An official IEEE document at any point in time consists of the current edition of the  
5 document together with any amendments, corrigenda, or errata then in effect. In order to determine whether  
6 a given document is the current edition and whether it has been amended through the issuance of  
7 amendments, corrigenda, or errata, visit the IEEE Standards Association web site at  
8 <http://ieeexplore.ieee.org/xpl/standards.jsp>, or contact the IEEE at the address listed previously.

9 For more information about the IEEE Standards Association or the IEEE standards development process,  
10 visit the IEEE-SA web site at <http://standards.ieee.org>.

## 11 Errata

12 Errata, if any, for this and all other standards can be accessed at the following URL:  
13 <http://standards.ieee.org/reading/ieee/updates/errata/index.html>. Users are encouraged to check this URL  
14 for errata periodically.

## 15 Interpretations

16 Current interpretations can be accessed at the following URL: [http://standards.ieee.org/reading/ieee/interp/  
17 index.html](http://standards.ieee.org/reading/ieee/interp/index.html).

## 18 Patents

19 Attention is called to the possibility that implementation of this standard may require use of subject matter  
20 covered by patent rights. By publication of this standard, no position is taken with respect to the existence  
21 or validity of any patent rights in connection therewith. The IEEE is not responsible for identifying  
22 Essential Patent Claims for which a license may be required, for conducting inquiries into the legal validity  
23 or scope of Patents Claims or determining whether any licensing terms or conditions provided in  
24 connection with submission of a Letter of Assurance, if any, or in any licensing agreements are reasonable  
25 or non-discriminatory. Users of this standard are expressly advised that determination of the validity of any  
26 patent rights, and the risk of infringement of such rights, is entirely their own responsibility. Further  
27 information may be obtained from the IEEE Standards Association.

28

## 1 Participants

2 At the time this draft standard was submitted to the IEEE-SA Standards Board for approval, the Quality IP  
3 Metrics Working Group had the following membership:

4 **Kathy Werner, *Chair***

5			
6	Peter Arnoldy	10	Jordy Li
7	Stephane Bonniol	11	Kenneth Lo
8	Ahmed Dabbagh	12	Mark Mok
9	Thad Gardner	13	Gerardo Nahum
		14	Ka Lun Ng
		15	Michael Posner
		16	Omri Raisman
		17	Andreas Voerg

18  
19  
20 The following members of the <individual/entity> balloting committee voted on this standard. Balloters  
21 may have voted for approval, disapproval, or abstention.

22  
23 *(to be supplied by IEEE)*

24			
25	Balloter1	28	Balloter4
26	Balloter2	29	Balloter5
27	Balloter3	30	Balloter6
		31	Balloter7
		32	Balloter8
		33	Balloter9

34  
35  
36 When the IEEE-SA Standards Board approved this standard on <XX Month 20XX>, it had the following  
37 membership:

38 *(to be supplied by IEEE)*

39 **<Name>, *Chair***  
40 **<Name>, *Vice Chair***  
41 **<Name>, *Past President***  
42 **<Name>, *Secretary***

43			
44	SBMember1	47	SBMember4
45	SBMember2	48	SBMember5
46	SBMember3	49	SBMember6
		50	SBMember7
		51	SBMember8
		52	SBMember9

53 \*Member Emeritus

54  
55  
56 Also included are the following nonvoting IEEE-SA Standards Board liaisons:

57 **<Name>, *TAB Representative***  
58 **<Name>, *NIST Representative***  
59 **<Name>, *NRC Representative***  
60  
61 **<Name>**  
62 ***IEEE Standards Program Manager, Document Development***  
63  
64 **<Name>**  
65 ***IEEE Standards Program Manager, Technical Program Development***  
66  
67

1 **Contents**

2 1. Overview ..... 1  
 3 1.1 Scope ..... 1  
 4 1.2 Purpose ..... 1  
 5 1.3 Design environment (DE) ..... 2  
 6 1.4 QIP Compliant enabled implementations ..... 2  
 7 1.5 Conventions used ..... 3  
 8 1.6 Use of color in this standard ..... 6  
 9 1.7 Contents of this standard ..... 6

10 2. Normative references ..... 7

11 3. Definitions, acronyms, and abbreviations ..... 8  
 12 3.1 Definitions ..... 8  
 13 3.2 Acronyms and abbreviations ..... 9

14 4. Interoperability use model ..... 10  
 15 4.1 Roles and responsibilities ..... 10  
 16 4.2 IP exchange flows ..... 11

17 5. QIP schema structures ..... 12  
 18 5.1 QIP schema structure for golden XML ..... 12  
 19 5.2 QIP schema structure for the answer XML ..... 16  
 20 5.3 Tooling requirements for operating on golden xml ..... 18  
 21 5.4 Relationship between golden xml and completed xml ..... 22  
 22 5.5 User Extensions ..... 23

23 6. Compatibility with VSIA QIP ..... 25

24 Annex A (informative) Bibliography ..... 26

25 Annex B (normative) Semantic consistency rules ..... 27  
 26 B.1 Rule listings ..... 27  
 27

# 1 Draft Standard for Quality of 2 Electronic and Software Intellectual 3 Property used in System and System 4 on Chip (SoC) Designs

5 *IMPORTANT NOTICE: This standard is not intended to ensure safety, security, health, or*  
6 *environmental protection in all circumstances. Implementers of the standard are responsible for*  
7 *determining appropriate safety, security, environmental, and health practices or regulatory*  
8 *requirements.*

9 *This IEEE document is made available for use subject to important notices and legal disclaimers.*  
10 *These notices and disclaimers appear in all publications containing this document and may*  
11 *be found under the heading “Important Notice” or “Important Notices and Disclaimers*  
12 *Concerning IEEE Documents.” They can also be obtained on request from IEEE or viewed at*  
13 *<http://standards.ieee.org/IPR/disclaimers.html>.*

## 14 1. Overview

### 15 1.1 Scope

16 This specification defines a standard XML format for representing electronic IP quality information, based  
17 on an information model for electronic IP quality measurement. It includes a schema and the terms that are  
18 relevant for measuring electronic IP quality, including software that executes on the system. The schema  
19 and information model can be focused to represent particular categories of interest to IP users. In the  
20 context of this document, the term “IP” shall be used to mean Intellectual Property electronic design data.  
21 Electronic Design Intellectual Property is a term used in the electronic design community. It refers to a  
22 reusable collection of design specifications that represent the behavior, properties, and/or representation of  
23 the design in various media.

### 24 1.2 Purpose

25 The purpose of this standard is to provide a unified view of quality measures for IP to facilitate the use and  
26 integration of this IP used in electronic system design. This will enable the continuous improvement of IP  
27 used for system design and verification by providing a mechanism for qualitative comparison



1 between such IP. The standard IP quality measures and characteristic exchange format defined can be  
 2 incorporated into a variety of EDA tools.

### 3 **1.3 Design environment (DE)**

4 The IP Quality specification is a mechanism to express and exchange information about design IP, its  
 5 development, data management, documentation, verification and validation processes, as well as evaluating  
 6 the quality and stability of the owning or development organization. While the XML description formats  
 7 are the core of this standard, describing the quality specification in the context of its basic use-model, the  
 8 design environment (DE), more readily depicts the extent and limitations of the semantic intent of the data.  
 9 The DE coordinates a set of tools and IP, or expressions of that IP (e.g., models), through the evaluation  
 10 and manipulation of meta-data descriptions of the IP such that the IP can be efficiently integrated into and  
 11 SoC and reused.

#### 12 **1.3.1 Design intellectual property**

13 QIP is structured around the concept of IP re-use. Electronic Design Intellectual Property, or IP, is a term  
 14 used in the electronic design community to refer to a reusable collection of design specifications that  
 15 represent the behavior, properties, and/or representation of the design in various media. The name IP is  
 16 partially derived from the common practice of considering a collection of this type to be the intellectual  
 17 property of one party. Both hardware and software collections are encompassed by this term.

18 Examples of these collections may include the following:

- 19 a) Design objects—This can include the following:
- 20 1) Fixed HDL descriptions: Verilog<sup>®1</sup>, VHDL
- 21 2) Verification IP descriptions: Verilog [B1]<sup>2</sup>, VHDL[B2]
- 22 3) Hardened IP descriptions: GDSII, LEF, LIB, LVS, Characterization Reports
- 23 4) Software descriptions: C, C++, etc
- 24 5) HDL-specified verification IP (e.g., basic stimulus generators and checkers)
- 25 b) IP views—This is a list of different views (levels of description and/or languages) to describe the IP  
 26 object. These views include:
- 27 1) Design view: RTL Verilog or VHDL, flat or hierarchical components
- 28 2) Simulation view: model views, targets, simulation directives, etc.
- 29 3) Documentation view: Standard, User Guide, etc.
- 30 4) Supporting scripts: synthesis, makefile, manufacturing test, etc

### 31 **1.4 QIP Compliant enabled implementations**

32 Complying with the rules outlined in this section allows the provider of tools or IP to class their products as  
 33 QIP Compliant. Conversely, any violation of these rules removes that naming right. This section first

<sup>1</sup> Verilog is a registered trademark of Cadence Design Systems, Inc in the United States and/or other jurisdictions. The following information is given for the convenience of users of this standard and does not constitute an endorsement by the IEEE of these products. Equivalent products may be used if they can be shown to lead to the same results.

<sup>2</sup> The number in brackets correspond to that of the bibliography in Annex A

1 introduces the set of metrics for measuring the valid use of the specifications. It then specifies when those  
2 validity checks are performed by the various classes of products and providers: DEs, point tools, and IPs.

3 a) Parse validity

4 1) Parsing correctness: Ability to read all QIP descriptions.

5 2) Parsing completeness: Cannot require information that could be expressed in a QIP format to  
6 be specified in a non-QIP format. Processing of all information present in a QIP document is  
7 not required.

8 b) Description validity

9 1) Schema correctness: Metrics are described using XML files that conform to the QIP schema.

10 2) Usage completeness: Extensions to the QIP schema shall only be used to express information  
11 that is not currently described in QIP. This information shall be forwarded to the P1734  
12 committee for potential inclusion in a later release.

13 c) Semantic validity

14 1) Semantic correctness: Adheres to the semantic interpretations of QIP data described in this  
15 standard.

16 2) Semantic completeness: Obeys all the semantic consistency rules described in Annex B.

17 These validity rules can be combined with the product class specific rules to cover the full QIP enabled  
18 space. The following subsections describe the rules a provider has to check to claim a tool or DE is QIP  
19 Compliant.

20 A QIP Compliant design environment or point tool may read descriptions based on multiple versions of the  
21 QIP schema. If the DE or point tool does provide this capability, the effect shall be as if all of the  
22 descriptions had been translated by an XSL Transform (XSLT), which converts descriptions from one  
23 version to the next.

24 **1.4.1 Design environments**

25 A QIP Enabled design environment:

26 a) Shall follow the parse validity requirements shown in 1.4.

27 b) When modifying any existing QIP descriptions, shall do so without losing any pre-existing  
28 information. In particular, it shall preserve any vendor extension data included in the existing QIP  
29 description

30 **1.5 Conventions used**

31 The conventions used throughout the document are included here.

32 QIP schema is case-sensitive.

33 **1.5.1 Visual cues (meta-syntax)**

34 **Bold**: shows required keywords and/or special characters, e.g., addressSpace. For the initial definitional use  
35 (per element), keywords are shown in **boldface-red** text, e.g, **bitsInLau** (see also: 1.6).

1 ***Bold italics***: shows group names or data types, e.g., *nameGroup* or *boolean*. For definitions of types see  
2 Annex D.

3 Courier: shows examples, external command names, directories and files, etc.,

4 e.g., address 0x0 is on D[ 31 : 0 ]

## 5 **1.5.2 Notational conventions**

6 The keywords “required”, “shall”, “shall not”, “should”, “should not”, “recommended”, “may”, and  
7 “optional” in this document are to be interpreted as described in the IETF Best Practices Document 14,  
8 RFC-2119.

## 9 **1.5.3 Syntax examples**

10 Any syntax examples shown in this Standard are for information only and are only intended to illustrate the  
11 use of such syntax.

## 12 **1.5.4 Graphics used to document the schema**

13 <http://www.w3.org/TR/2004/REC-xmlschema-1-20041028> specifies the XML schema language used to  
14 define the QIP XML schemas. Normative details for compliance to the QIP standard are contained in the  
15 schema files. Within this document, pictorial representations of the information in the schema files  
16 illustrate the structure of the schema and define any constraints of the standard. With the exception of scope  
17 and visibility issues, the information in the figures and the schema files is intended to be identical. Where  
18 the figures and schema are in conflict, the XML schema file shall take precedence.

### 19 **1.5.4.1 Elements and attributes**

20 The element is the fundamental building block on which this standard is based. An element may be either a  
21 leaf element, which is a container for information, or a branch element, which may contain further branch  
22 elements or leaf elements.

23 A leaf or branch element may also contain attributes. Attributes are containers for information within the  
24 containing element.

### 25 **1.5.4.2 Types**


26 A type is a designation of the format for the contents of an element or attribute. There are two different  
27 styles of types that can be defined. A type may be assigned to a leaf element or an attribute. This type is  
28 called a simpleType and defines the format of data that may be stored in this container. A type may also be  
29 assigned to a branch element. This type is called a complexType and defines further elements and attributes  
30 contained in the branch element.

### 31 **1.5.4.3 Diagrams**

32 The diagrams used throughout this standard graphically detail the organization the elements and attributes.

1 **1.5.4.3.1 Elements and sequences**

2 Figure 1 shows the sequence-compositor. At the left is a branch element, element1. **element1** is connected to a sequence-compositor. The sequence-compositor defines the order the subelements appear in the branch element. **subElement1** shall appear first inside of **element1**. This is followed by **subElement2**, and **subElement3** before closing **element1**.




6  
7

**Figure 1—Sequence Compositor**

8 **1.5.4.3.2 Elements and choices**

9 Figure 2 shows the variations of the choice-compositor. root is connected to a choice-compositor. The choice-compositor specifies that one of the elements on the right side shall be chosen. root may contain one of the following: element1, element2, or element3. Each subelement is also connected to a choice-compositor.



13  
14

**Figure 2—Choice Compositor Variations**

1 **1.6 Use of color in this standard**

2 This standard uses a minimal amount of color to enhance readability. The coloring is not essential and does  
3 not affect the accuracy of this standard when viewed in pure black and white. The places where color is  
4 used are the following:

- 5 — Cross references that are hyperlinked to other portions of this standard are shown in underlined-  
6 blue text (hyperlinking works when this standard is viewed interactively as a PDF file).
- 7 — Syntactic keywords and tokens in the formal language definitions are shown in **boldface-red** text.

8 **1.7 Contents of this standard**

9 The organization of the remainder of this standard is as follows:

- 10 — Clause 2 provides references to other applicable standards that are assumed or required for this  
11 standard.
- 12 — Clause 3 defines terms, acronyms, and abbreviations used throughout the different specifications  
13 contained in this standard.
- 14 — Clause 4 defines the use model.
- 15 — Clause 5 describes the schema structure.
- 16 — Clause 6 describes the compatibility with and differences from the VSIA QIP.
- 17

1 **2. Normative references**

2 The following referenced documents are indispensable for the application of this document (i.e., they  
3 should be understood and used, so each referenced document is cited in text and its relationship to this  
4 document is explained). For dated references, only the edition cited applies. For undated references, the  
5 latest edition of the referenced document (including any amendments or corrigenda) applies.

6 The XML schema namespace specification is available from the W3C<sup>3</sup> web site:

7 <http://www.w3.org/2001/XMLSchema>

8 <http://www.w3.org/2001/XMLSchema-instance>

9 The XML Schema specification is available from the W3C web site:

10 <http://www.w3.org/TR/2004/REC-xmlschema-1-20041028>

11

12

---

<sup>3</sup> W3C is a registered trademark of the World Wide Web Consortium. The following information is given for the convenience of users of this standard and does not constitute an endorsement by the IEEE of these products. Equivalent products may be used if they can be shown to lead to the same results.

## 1 3. Definitions, acronyms, and abbreviations

### 2 3.1 Definitions

3 For the purposes of this document, the following terms and definitions apply. *The IEEE Standards*  
 4 *Dictionary: Glossary of Terms & Definitions* should be referenced for terms not defined in this clause.<sup>4</sup>

5 **design database:** Working storage for both meta-data and component information that helps create and  
 6 verify systems and subsystems.

7 **design environment (DE):** The coordination of a set of tools and IP, or expressions of that IP (e.g.,  
 8 models) so the system-design and implementation flows of a SoC re-use-centric development flow is  
 9 efficiently enabled. This is managed by creating and maintaining a meta-data description of the SoC.

10 **electronic design intellectual property (IP):** A term used in the electronic design community to refer to a  
 11 reusable collection of design specifications that represent the behavior, properties, and/or representation of  
 12 the design in various media. The name IP is partially derived from the common practice of considering a  
 13 collection of this type to be the intellectual property of one party. Both hardware and software collections  
 14 are encompassed by this term. IP utilized in the context of a SoC design or design flow may include  
 15 specifications; design models; design implementation descriptions; verification coordinators, stimulus  
 16 generators, checkers and assertion / constraint descriptions; soft design objects (such as embedded software  
 17 and real-time operating systems); design and verification flow information and scripts.

18 **IP provider:** Creator and supplier of IP.

19 **IP repository:** Database of IP.

20 **meta-data:** A tool-interpretable way of describing the design-history, locality, object association,  
 21 configuration options, constraints against, and integration requirements of an object.

22 **meta IP:** Meta-data description of an object.

23 **schema:** A means for defining the structure, content, and semantics of Extensible Markup Language  
 24 (XML) documents

25 **semantic consistency rules (SCRs):** Additional rules applied to an XML description that cannot be  
 26 expressed in the schema. Typically, these are rules between elements in multiple XML descriptions.

27 **use model:** A process method of working with a tool.

28 **user interface:** Methods of interacting between a tool and its user.

29 **validation:** Proving the correctness of construction of a set of components.

30 **verification:** Proving the behavior of a set of connected components.

31 **view:** An implementation of a component. A component may have multiple views, each with its own  
 32 function in the design flow.

33 **verification IP (VIP):** Components included in a design for verification purposes.

---

<sup>4</sup> *The IEEE Standards Dictionary: Glossary of Terms & Definitions* is available at <http://shop.ieee.org/>.

1 **Extensible Markup Language (XML):** A simple, very flexible text format derived from SGML (see  
2 ISO/IEC 8879 [B3]).

3 **XSLT:** XSL Transform is a particular program written in the XSL language for performing a  
4 transformation (from one version to the next).

### 5 **3.2 Acronyms and abbreviations**

6	DE	design environment
7	EDA	electronic design automation
8	HDL	hardware description language
9	IP	electronic design intellectual property
10	QIP	Quality IP
11	RTL	register transfer level (design)
12	SCR	semantic consistency rule
13	SoC	system on chip
14	VIP	verification IP
15	XML	Extensible Markup Language
16	XSLT	XSL Transform
17		



## 1 **4. Interoperability use model**

2 To introduce the use-model for the QIP metric, it is first necessary to identify specific roles and  
 3 responsibilities within the model, and then relate these to how the QIP metric impact their interactions. All  
 4 or some of the roles can be mixed within a single organization, e.g., some EDA providers are also  
 5 providing IP, a component IP provider can also be a platform provider, and an IP system design provider  
 6 may also be a consumer.

### 7 **4.1 Roles and responsibilities**

8 For this Standard, the roles and responsibilities are restricted to the scope of QIP v0.5.

#### 9 **4.1.1 Component IP provider**

10 This is a person, group or company creating IP components or subsystems for integration into a SoC  
 11 design. These IPs can be hardware components (processors, memories, buses, etc.), verification  
 12 components, and/or hardware-dependent software elements. They may be provided as source files or in a  
 13 compiled or hardened form (i.e., simulation model or GDSII). For example, an IP may be provided with a  
 14 functional description, a timing description, documentation, some implementation or verification  
 15 constraints and/or scripts, and some parameters to characterize (or configure) the IP. All these types of  
 16 characterization data may be evaluated as meta-data compliant with the QIP Metric.

17 The IP provider can use one or more EDA tools to create/refine/debug IP. At some point, this IP can be  
 18 transferred to customers, partners and external EDA tool suppliers along with the completed QIP metric  
 19 XML data.

#### 20 **4.1.2 IP design integrator**

21 This is a person, group or company that integrates and validates IP provided by one or more IP providers to  
 22 build system platforms, which are complete and validated systems or sub-systems. Like the IP provider, the  
 23 IP integrator can use EDA tools to create/refine/debug its platform and to validate and evaluate the QIP  
 24 data.

25 The QIP data is used to quantitatively evaluate criteria specific to the IP vendor and the supplied IP to assist  
 26 in determining the suitability of that IP for an end application. The criteria contained in the QIP illustrate  
 27 the stability and capabilities of the vendor, the rigor and care taken in the development of the IP, and  
 28 identifies areas for more detailed discussions with the vendor to potentially mitigate issues identified.  
 29 While the QIP provides a score, this is merely an indicator of how the criteria were answered and not an  
 30 absolute quality value for the IP. Each end application may have different goals that can change the  
 31 importance of the criteria.


#### 32 **4.1.3 QIP tool supplier**

33 This is a group or company that provides tools to create or verify a QIP assessment for an IP or platform IP.  
 34 There are **two** major tools, which could be combined, required in the flow:

- 35 — schema validator
- 36 — metric calculator

## 1 4.2 IP exchange flows

2 This section describes a typical IP exchange flow that the QIP metric supports between the roles defined in  
 3 4.1. The component IP provider generates a completed QIP XML file that represents the quality criteria of  
 4 the IP in question, which is then evaluated by the IP integrator. Both the IP provider and integrator may  
 5 use a QIP assessment tool to parse the schemas and supplied information. By way of example, the specific  
 6 exchange flow shown in Figure 3 can benefit from use of the QIP specification.



7

8

**Figure 3—QIP Use Flow**

9 The IP provider's tool initializes and or updates the list of IP quality checks in its internal database by  
 10 reading the golden XML file with its IEEE schema for validation.

11 The tool provides features for the assessment of the IP quality checks and for metric calculation based on  
 12 IP-specific input from the IP provider.

13 The tool exports assessment results to an Answer XML file, compliant with the IEEE schema, to  
 14 communicate the quality criteria associated with the IP in question.

15 The IP integrator's tool imports assessment results from an Answer XML file with its IEEE schema for  
 16 validation, and initializes or updates the assessments of the IP quality checks in its internal database.

17

## 1 5. QIP schema structures

### 2 5.1 QIP schema structure for golden XML

3 This first schema of the QIP specification is used to describe the golden IP quality checks provided by the  
4 standard. The element `qipReference` is the top level element of this schema. See Figure 4 below



5

6

Figure 4—qipReference element

#### 7 5.1.1 Golden XML schema description

8 The top level element **qipReference** has an attribute **version** that specifies the version number of the  
9 golden XML file. This version number is used to keep a common reference between the different XML  
10 files: golden, answer XML files.

11 The top level element **qipReference** contains 1 or multiple elements **assessment**.

12 The element **assessment** represents the set of quality checks used for a given type of quality assessment:  
13 Vendor, Soft IP Integration, Soft IP Development, Hard IP Integration, Hard IP Development, Verification  
14 IP, and Software IP. It has 3 attributes:


- 15 — The attribute **id** is unique and is used to strictly identify the assessment
- 16 — The attribute **order** is used to specify the sequence order of different assessments. The tool uses  
17 this attribute to display in a GUI the list of assessments in a coherent order
- 18 — The attribute **qipId** is the reference id of the IEEE QIP database

19 The element **assessment** contains 1 or multiple elements **topic**.

20 The element **topic** represents the set of quality metrics used for a given type of area of concerns. It has 4  
21 attributes:

- 22 — The attribute **id** is unique and is used to strictly identify the topic
- 23 — The attribute **order** is used to specify the sequence order of different topics. The tool uses this  
24 attribute to display in a GUI the list of topics in a coherent order
- 25 — The attribute **title** is used to specify the title of the topic. The tool uses this attribute to display the  
26 title of the topic in a GUI.

- 1 The element **topic** contains 0 or multiple elements **topic** and 0 or multiple elements **criterion** as shown in
- 2 **Figure 5** below.




- 3
- 4
- 5

**Figure 5—topic element**

- 6 The element **criterion** represents a Quality Check item. It has 3 attributes:
  - 7 — The attribute **id** is unique and is used to strictly identify the criterion
  - 8 — The attribute **order** is used to specify the sequence order of different criteria. The tool uses this
  - 9 attribute to display in a GUI the list of criteria in a coherent order
  - 10 — The attribute **qipId** is the reference id in the IEEE QIP database
- 11 The element **criterion**, shown in Figure 6 contains the following elements:

- 1 — The element **subTypes** specifies the list of IP subtypes this criterium is relevant for. If left empty, it  
 2 means that the criterium is valid for any subtype. The expected values for the subtype are: Digital,  
 3 Analog/AMS, I/O and ESD, Memory, MEMS, DupEnabled. The tool uses this attribute to select  
 4 the appropriate list of criterium for assessment.
- 5 — The element **summary** contains the text in natural language, subject of the criterium. The tool uses  
 6 this attribute to display the subject text of the criterium in a GUI
- 7 — The element **comment** contains an additional text in natural language for extra comment. The tool  
 8 uses this attribute to display comment text of the criterium in a GUI
- 9 — The element **author** contains the name of the Quality Check item creator. The tool uses this  
 10 attribute to display the author of the criterium in a GUI
- 11 — The element **validSince** specifies the start date validity of the criterium. The tool uses this attribute  
 12 to check the validity of the criterium
- 13 — The element **invalidSince** specifies the end date validity of the criterium. The tool uses this  
 14 attribute to check the validity of the criterium
- 15 — The element **type** specifies the type of expected answers to the criterium; there are three kinds of  
 16 answers: a/o/n (a/o/n, Always, Often, Never), y/n (y/n, y, n), or empty for free text. The tool uses  
 17 this attribute to propose the possible answer values for the assessment of the criterium
- 18 — The element **class** specifies the class of the criterium; there are four classes: Imperative, Rule,  
 19 Guideline, or Optional. The tool uses this attribute to classify the criterium
- 20 — The element **weight** specifies the integer score of the criterium when satisfied. The tool uses this  
 21 attribute for scoring and consolidation
- 22 — The element **dependent** specifies the integer id of another criterium from which the current  
 23 criterium depends. If the referenced criterium is not satisfied then the current criterium is not  
 24 relevant. The tool uses this attribute to identify the parent of the criterium



1  
2

**Figure 6—criterium element**

3 **5.1.1.1 Example**

4 The example below shows the first lines of a golden XML listing the standard quality checks for a Hard IP  
5 Development purpose:


```

<?xml version="1.0" encoding="ISO-8859-1" ?>
<!-- IEEE P1734 QIP Standard - Golden XML Reference by edacentrum -->
- <ieee_p1734:qipReference ieee_p1734:version="0.1" xmlns:ieee_p1734="https://secure.edacentrum.de/standardisierung/qip"
  xmlns:xsi="http://www.w3.org/2001/XMLSchema" xsi:schemaLocation="https://secure.edacentrum.de/standardisierung/qip https://secure.edacentrum.de/standardisierung/qip/qip_golden.xsd">
  <!-- assessmentId=1 -->
  - <ieee_p1734:assessment ieee_p1734:id="1" ieee_p1734:order="1" ieee_p1734:title="Vendor">
  - <ieee_p1734:topic ieee_p1734:id="1" ieee_p1734:order="1" ieee_p1734:qipId="1" ieee_p1734:title="Vendor Assessment">
  - <ieee_p1734:topic ieee_p1734:id="2" ieee_p1734:order="2" ieee_p1734:qipId="1.1" ieee_p1734:title="Processes">
  - <ieee_p1734:criterion ieee_p1734:id="1" ieee_p1734:order="1" ieee_p1734:qipId="1.01.01">
  <ieee_p1734:subTypes />
  <ieee_p1734:summary>Is the vendor or the IP department certified for a industry quality standard like e.g. ISO9001, CMMI, ISO/TS, 16949 or others?</ieee_p1734:summary>
  <ieee_p1734:comment />
  <ieee_p1734:author>IEEE P1734 QIP Working Group</ieee_p1734:author>
  <ieee_p1734:validSince>2008-04-19 00:00:00</ieee_p1734:validSince>
  <ieee_p1734:invalidSince />
  <ieee_p1734:type>y/n</ieee_p1734:type>
  <ieee_p1734:class>Rule</ieee_p1734:class>
  <ieee_p1734:weight>5</ieee_p1734:weight>
  <ieee_p1734:dependent />
  </ieee_p1734:criterion>
  - <ieee_p1734:criterion ieee_p1734:id="2" ieee_p1734:order="2" ieee_p1734:qipId="1.01.02">
  <ieee_p1734:subTypes />
  <ieee_p1734:summary>Is the development process for IP defined and documented?</ieee_p1734:summary>
  <ieee_p1734:comment />
  <ieee_p1734:author>IEEE P1734 QIP Working Group</ieee_p1734:author>
  <ieee_p1734:validSince>2008-04-19 00:00:00</ieee_p1734:validSince>
  <ieee_p1734:invalidSince />
  <ieee_p1734:type>y/n</ieee_p1734:type>
  <ieee_p1734:class>Rule</ieee_p1734:class>
  <ieee_p1734:weight>5</ieee_p1734:weight>
  <ieee_p1734:dependent />
  </ieee_p1734:criterion>
  - <ieee_p1734:criterion ieee_p1734:id="3" ieee_p1734:order="3" ieee_p1734:qipId="1.01.03">
  <ieee_p1734:subTypes />
  <ieee_p1734:summary>Is the documented development process for IP followed consistently?</ieee_p1734:summary>
  <ieee_p1734:comment>At a minimum, all new IP needs to use this process.</ieee_p1734:comment>
  <ieee_p1734:author>IEEE P1734 QIP Working Group</ieee_p1734:author>
  <ieee_p1734:validSince>2008-04-19 00:00:00</ieee_p1734:validSince>
  <ieee_p1734:invalidSince />
  <ieee_p1734:type>y/n</ieee_p1734:type>
  <ieee_p1734:class>Rule</ieee_p1734:class>
  <ieee_p1734:weight>5</ieee_p1734:weight>
  <ieee_p1734:dependent />
  </ieee_p1734:criterion>
  
```

1

2 **5.2 QIP schema structure for the answer XML**

3 This second schema of the QIP specification is used to describe the answers to the IP quality metrics. The  
 4 element qipAnswer, Figure 7, is the top level element of this schema.



5

6

**Figure 7—qipAnswer element**

7 **5.2.1 Description**

8 The top level element **qipAnswer** has an attribute **version** that specifies the version number of the golden  
 9 XML file. This version number is used to keep a common reference between the different XML files:  
 10 golden, answer XML files.

11 The top level element **qipAnswer** contains 1 or multiple elements **assessment**.

1 The element **assessment**, shown in Figure 8 below, represents the set of quality metrics used for a given  
 2 type of quality assessment: Vendor, Soft IP Integration, Soft IP Development, Hard IP Integration, Hard IP  
 3 Development, Verification IP, or Software IP. It has 1 attribute:

4 — The attribute **id** is unique and is used to strictly identify the assessment

5 The element **assessment** contains 1 or multiple elements **criterion**.


6 The element **criterion** represents a Quality Check item. It has 1 attribute:

7 — The attribute **id** is unique and is used to strictly identify the criterion.

8 The element **criterion** contains the following elements:

9 — The element **answer** contains answer to the criteria. The expected values for the answer are: a/o/n,  
 10 Always, Often, Never, y/n, y, n, or empty for free text. The tool uses this attribute to write or read  
 11 the answer of the criterium

12 — The element **comment** contains a text in natural language for comment. The tool uses this attribute  
 13 to write or read the comment of the criterium



14

15

**Figure 8—assessmentType element**

16 **5.2.1.1 Example**

17 The example below shows the first lines of an answer XML for an example Hard IP Development quality  
 18 checks:



```

<?xml version="1.0" encoding="UTF-8" ?>
- <!-- IEEE P1734 QIP Standard - XML questionnaire template -->
- <ieee_p1734:qipAnswer
  xmlns:ieee_p1734="https://secure.edacentrum.de/standardisierung/qip"
  xmlns:xs="http://www.w3.org/2001/XMLSchema"
  xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
  xsi:schemaLocation="https://secure.edacentrum.de/standardisierung/qip
  https://secure.edacentrum.de/standardisierung/qip/qip_answer.xsd">
- <ieee_p1734:assessment ieee_p1734:id="1">
- <ieee_p1734:criterium ieee_p1734:id="1">
  <ieee_p1734:answer>n</ieee_p1734:answer>
  <ieee_p1734:comment />
</ieee_p1734:criterium>
- <ieee_p1734:criterium ieee_p1734:id="2">
  <ieee_p1734:answer>y</ieee_p1734:answer>
  <ieee_p1734:comment />
</ieee_p1734:criterium>
- <ieee_p1734:criterium ieee_p1734:id="3">
  <ieee_p1734:answer>y</ieee_p1734:answer>
  <ieee_p1734:comment />
</ieee_p1734:criterium>
- <ieee_p1734:criterium ieee_p1734:id="4">
  <ieee_p1734:answer>y</ieee_p1734:answer>
  <ieee_p1734:comment />
</ieee_p1734:criterium>
- <ieee_p1734:criterium ieee_p1734:id="5">
  <ieee_p1734:answer>n</ieee_p1734:answer>
  <ieee_p1734:comment />
</ieee_p1734:criterium>
- <ieee_p1734:criterium ieee_p1734:id="6">
  <ieee_p1734:answer>y</ieee_p1734:answer>
  <ieee_p1734:comment />
</ieee_p1734:criterium>
- <ieee_p1734:criterium ieee_p1734:id="7">
  <ieee_p1734:answer>y</ieee_p1734:answer>
  <ieee_p1734:comment />
</ieee_p1734:criterium>

```


1

## 2 5.3 Tooling requirements for operating on golden xml

3 The golden XML file contains the complete list of quality criteria (or questions) classified by topic and  
 4 assessment type. The XML elements criterium, topic, and assessment contain attributes and sub elements,  
 5 used to store the relevant data and information to enable automation of the QIP management with tools.  
 6 The golden XML can be created from and downloaded via the internet at the URL:  
 7 <https://secure.edacentrum.de/qip/goldenxml>

8 The tool shall read and parse the golden XML file, check the semantic of the imported XML file with the  
 9 golden XML schema, and translate the XML structure in a proprietary data structure format. The golden  
 10 XML schema file is accessible on the IEEE repository via internet at the URL:  
 11 [https://secure.edacentrum.de/standardisierung/qip/qip\\_golden.xsd](https://secure.edacentrum.de/standardisierung/qip/qip_golden.xsd)

12 If an error is detected during the golden XML file import, the tool shall display an explicit message with  
 13 the detailed information for debugging and stop the import operation without creating or updating its  
 14 internal data structure. By way of example, an error shall be generated if a wrong value is supplied for a  
 15 field subType. See Figure 9 for an example of a means for displaying this information.



1  
2 **Figure 9— Golden XML import error**

3  
4 If no errors are detected during the golden XML file import, the tool shall create or update its internal data  
5 structure with the information provided in the golden XML file.

6 The tool shall interpret the different XML elements and attributes as described in the chapter 4.3.1.

7 The tool shall operate on the QIP criteria following the rules described in the annex B.

### 8 **5.3.1 QIP Checklist table construction using the golden XML**

9 The top level element of the golden XML file holds the version number of the golden XML file and the  
10 URL for XML schemas. The tool shall use the attributes `xmlns:*` to search for the golden XML schema.  
11 The tool should store the float attribute **version** in its internal data structure to later check the coherence  
12 with imported answer XML files version.

13 Example:

```
14 <ieee_p1734:qipReference ieee_p1734:version="0.1"
15 xmlns:ieee_p1734="https://secure.edacentrum.de/standardisierung/qip"
16 xmlns:xs="http://www.w3.org/2001/XMLSchema"
17 xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
18 xsi:schemaLocation="https://secure.edacentrum.de/standardisierung/qip
19 https://secure.edacentrum.de/standardisierung/qip/qip_golden.xsd">
20 ...
21 </ieee_p1734:qipReference>
```

### 22 **5.3.2 Assessments**

23 The second level elements of the golden XML file represent the highest level topical areas of the QIP: the  
24 types of assessment. These are: Vendor, Soft IP Integration, Soft IP Development, Hard IP Integration,  
25 Hard IP Development, Verification IP, Software IP.

26 Example:

```
27 <ieee_p1734:assessment ieee_p1734:id="1" ieee_p1734:order="1"
28 ieee_p1734:title="Vendor">
29 ...
30 </ieee_p1734:assessment>
```

1 The tool shall create a specific assessment table for each second level element of the golden XML.  
 2 The text attribute **title** shall be used by the tool to display the title of the assessment table.

### 3 **5.3.3 Top Level Topics**

4 The third level elements of the Golden XML file represent the top level topical areas of the QIP  
 5 assessment. These are: Vendor Assessment, IP Ease of Reuse, Design & Verification Quality

6 Example:

```
7 <ieee_p1734:topic ieee_p1734:id="101" ieee_p1734:order="1"
8 ieee_p1734:qipId="1" ieee_p1734:title="IP Ease of Reuse">
9 ...
10 </ieee_p1734:topic>
```

11 The tool shall create a specific section for each third level element of the golden XML, within the  
 12 assessment table. The attribute **qipId** shall be used by the tool to form and display a unique name for the  
 13 section header row. The text attribute **title** shall be used by the tool to display the title of the top level  
 14 topical area in the header row of the corresponding section. The float attribute **order** shall be used by the  
 15 tool to display the different top level topical areas in the proper order.

### 16 **5.3.4 Topics**

17 The fourth level elements of the golden XML file represent the topical areas within the top level topical  
 18 areas of the QIP assessment. These are for example: Configurability and Parameterization, Build  
 19 Environment, Portability Issues, and others.

20 Example:

```
21 <ieee_p1734:topic ieee_p1734:id="103" ieee_p1734:order="3"
22 ieee_p1734:qipId="1.1.1" ieee_p1734:title="Configurability and
23 Parameterization">
24 ...
25 </ieee_p1734:topic>
```

26 The tool shall create a specific section for each fourth level element of the golden XML, within the parent  
 27 top level topical area sections of the assessment table. The attribute **qipId** shall be used by the tool to form  
 28 and display a unique name for the section header row. The text attribute **title** shall be used by the tool to  
 29 display the title of the topical area in the header row of the corresponding section. The float attribute **order**  
 30 shall be used by the tool to display the different topical areas in the proper order.

### 31 **5.3.5 Questions**

32 The fifth level elements of the golden XML file represent either the final topical sub-areas or questions  
 33 (criterion elements). The sixth level elements of the golden XML file, if any, represent questions  
 34 (criterion elements). The criterion elements are the leaves of the tree structure.

35 Example:

```
36 <ieee_p1734:criterion ieee_p1734:id="468" ieee_p1734:order="1"
37 ieee_p1734:qipId="1.1.1.1">
38 <ieee_p1734:subTypes>
```

```

1 <ieee_p1734:subType>Digital</ieee_p1734:subType>
2 <ieee_p1734:subType>Analog/AMS</ieee_p1734:subType>
3 <ieee_p1734:subType>Memory</ieee_p1734:subType>
4 </ieee_p1734:subTypes>
5 <ieee_p1734:summary>Can you change the parametrics through pin
6 programmability?</ieee_p1734:summary>
7 <ieee_p1734:comment/>
8 <ieee_p1734:author>IEEE P1734 QIP Working Group</ieee_p1734:author>
9 <ieee_p1734:validSince>2008-04-19 00:00:00</ieee_p1734:validSince>
10 <ieee_p1734:invalidSince/>
11 <ieee_p1734:type>y/n</ieee_p1734:type>
12 <ieee_p1734:class>Rule</ieee_p1734:class>
13 <ieee_p1734:weight>5</ieee_p1734:weight>
14 <ieee_p1734:dependent>467</ieee_p1734:dependent/>
15 </ieee_p1734:criterion>

```

16 The tool shall create a specific row for each fifth or sixth level criterium element of the golden XML file,  
 17 within the parent topical area sections of the parent top level topical area sections of the assessment table.  
 18 The attribute **qipId** shall be used by the tool to form and display a unique name for the question row. The  
 19 float attribute **order** shall be used by the tool to display the different questions (criterium) in the proper  
 20 order. The enumerated field **subTypes** shall be used by the tool to filter the question depending of the IP  
 21 subtype selected by the user. The tool shall not display a question that does not reference the user's selected  
 22 subtype in its subtypes list.

23  
 24 The tool should display the text of the field **summary** in the question row. The tool should propose an  
 25 entry for user's **comment** in the question row. The tool shall propose a choice list for the answer entry  
 26 with enumerated values depending of the field **type**: there are three kinds of answers: a/o/n (a/o/n, Always,  
 27 Often, Never), y/n (y/n, y, n) or text.

28 The tool shall manage the dependency between the questions by masking the questions having its  
 29 dependency parent, id specified in the field **dependent**, negatively answered. In the example in Figure 10,  
 30 if the question with qipId 1.1.1.1 is negatively answered, there is no need to answer the question with qipId  
 31 1.1.1.3 and therefore the corresponding question row for qipId 1.1.1.3 in the assessment table should be  
 32 disabled.

33

Level 3: top level topical area	Level 2: assessment	qipId	title / summary	answer	score	comment
1	Hard IP Development				164	
	1	IP Ease of Reuse			164	
	1.1	Ease of Integration			0	
	1.1.1	Configurability and Parameterization			0	
	1.1.1.1	Is the IP configurable?		n		
	1.1.1.3	Can you change the parametrics through pin programmability?				dependent
	1.1.2	Build Environment			5	
	1.1.2.1	Does the IP have a documented and well ordered directory structure?		y	2	
	1.1.2.2	Will the build environment automatically create any of the directories or intermediate working files it needs as part of the build process?		y		
	1.1.3	Portability Issues			25	
	1.1.3.1	Have module name-space collisions been avoided by adopting a non-interfering naming convention?		y	10	
	1.1.3.2	Except for the top-most level, are all file pathnames relative?		y/n	5	
	1.1.3.3	Is the IP independent of environment variables including the \$SPATH variable?		n		
	1.1.3.4	Are the power and ground names in the analog domain named differently than the digital power & grounds?		y	5	type
	1.1.4	Extensibility			0	
	1.1.4.1	Is IP designed with a building block approach with cleanly defined and functionally discrete sub-blocks?		n	0	
	1.1.5	System Level Modeling			0	
	1.1.5.1	Have Ideal elements and limitations of model been documented?		n	0	
	1.1.6	Block Level Verification Environment			40	
	1.1.6.1	Are simulations being run over the appropriate combinations of case, voltage, and temperature?		y	10	weight
	1.1.6.2	Have circuit performance characteristics been checked against datasheet requirements?		y	10	
	1.1.6.3	Are test bench driver/monitors consistent with analog/mixed signal guidelines?		y	5	
	1.1.6.4	Have circuits been simulated from full layout extraction with parasitic circuit elements, including thinox/poly/metal fill patterns?		y	5	
	1.1.6.5	Have simulations been run with the most up to date device models?		y	10	
	1.1.6.7	Have test points been added to circuits and any critical nodes?		n	0	

Figure 10— Illustration with the QIP Excel

### 5.3.6 Scoring and Consolidation

The tool shall assign the value of the field **weight** of the element criterium to the score of a question answered positively, and 0 otherwise. The score of a question shall be displayed in the corresponding questions row of the assessment table.

The tool shall hierarchically consolidate the scores by summing the values and display the consolidated values in the headers of the topical sub-areas sections (if any), in the headers of the topical areas sections, and in the headers of the top level topical areas sections.

The tool should also create and display different summary tables:

- Consolidated scores for the different classes of questions: Imperative not satisfied; Rules and Guidelines not satisfied; Satisfied Imperatives, Rules and Guidelines. The tool shall use the field **class** of the element criterium to identify the class of a question.

- Percentage of points obtained out of the total possible points, per top level topical area, per assessment table, for a group of assessment tables.

QIP is a tool to help to objectively contrast alternatives and make an informed decision. QIP does not give pass or fail grades. Only the IP User can make that decision based on the specific assessments and applicability to their end application.

### 5.4 Relationship between golden xml and completed xml

The answer XML file is used to communicate only the answers and comments to the questions of the QIP. The criteria (or questions) are identified by the attribute and contains only the elements answer and comment.

1 The answer XML file is lighter than the golden XML file and the correspondence between the two XML  
2 files is achieved with the attributes id of the criteria.

3 The tool shall read and write answer XML files to formally exchange the QIP assessment results. The list  
4 of QIP criteria (or questions) is loaded once by reading the complete golden XML file and then only the  
5 needed data for the answers and the comments to the questions are exchanged, allowing better  
6 performances than reading a complete description each time. Moreover, changes can be done in the  
7 description of the criteria without impacting existing QIP assessments recorded as answer XML files  
8 (knowing that the reference id itself cannot be changed).

9 The tool shall read and parse the answer XML file, check the semantic of the imported XML file with the  
10 answer XML schema, and store the answer and comment fields from the XML structure in a data structure  
11 format, using the attribute id for criteria mapping. The golden XML schema file is accessible on the IEEE  
12 repository via internet at the URL: [https://secure.edacentrum.de/standardisierung/qip/qip\\_answer.xsd](https://secure.edacentrum.de/standardisierung/qip/qip_answer.xsd)

13 If an error is detected during the answer XML file import, the tool shall display an explicit message with  
14 the detailed information for debugging and stop the import operation without updating its internal data  
15 structure. By way of example, an error shall be generated if the imported file is not compliant with the  
16 answer XML schema "qip\_answer.xsd". For example, Figure 11 shows a possible means to display a field  
17 name error.



18  
19

**Figure 11 — Answer XML import error**

20  
21  
22  
23

Alternately, a tool that is capable of running in batch mode should output a file with a return code for error reporting. If no errors are detected during the answer XML file import, the tool shall update its internal data structure with the information provided in the answer XML file.

24 The tool shall write the QIP assessment results by translating the answer and comment fields from its  
25 internal data structure format to the answer XML file. The tool shall use the answer XML schema to export  
26 the answer XML file with the expected semantic. The answer XML schema file is accessible on the IEEE  
27 repository via internet at the URL: [https://secure.edacentrum.de/standardisierung/qip/qip\\_answer.xsd](https://secure.edacentrum.de/standardisierung/qip/qip_answer.xsd)

## 28 5.5 User Extensions

29 An IP integrator may request, or an IP provider may provide, additional quality criteria beyond what is  
30 defined in the QIP schema. The IP provider's quality assessment tool should support the addition of  
31 criteria, without losing any of the pre-defined quality criteria. The new criteria shall be formatted in the  
32 same manner as the other criterium elements, including:

- 1 — **subTypes** element
- 2 — **summary** element
- 3 — **comment** element
- 4 — **author** element
- 5 — **type** element
- 6 — **class** element
- 7 — **weight** element

8 The **validSince** and **invalidSince** elements are optional. The element **dependent** shall be used if the  
9 current criterium depends upon another criterium. A slightly different numbering scheme shall be used  
10 to immediately differentiate the user extended criteria from the pre-defined criteria.

11 The IP integrator's quality assessment tool shall be able to read these additional criterium, but should  
12 flag that they have been included.

13

## 1 6. Compatibility with VSIA QIP

2 While the intent of this standard is to be compatible with the VSIA QIP, several idiosyncrasies with the  
 3 previous excel implementations have necessitated some changes. For continuity, the VSIA kept the  
 4 original question numbering from version 2.0 through its final release of version 4.0, with a few exceptions.  
 5 This resulted in some variations in question number sequencing. For example, a question that may have  
 6 been re-categorized from one sheet to another, kept the same ID number as was assigned in version 2. An  
 7 example of this is the question pertaining to training for an IP. This was originally on the “Vendor”  
 8 assessment sheet in the “Support” category. However, because the criteria on the “Vendor” assessment  
 9 should be generic and applicable to all IP that are supplied, the question was moved to the “Integration”  
 10 assessments in the “IP Ease of Reuse” topic, resulting in non-sequential ID numbers: 1.1.1, 1.1.2, 1.1.3,  
 11 1.8.7, etc. Note that these numbers correspond to the qipId-XML-schema-attribute that has been  
 12 maintained for backward compatibility with the VSIA QIP, and not the unique id-XML-schema-attribute.  
 13 The latter attribute is the one used in the answer XML for validation with the schema.

14 Two examples of the VSIA continuity numbering exceptions referred to above are as follows. In the “Ease  
 15 of Synthesis” section in the “Soft IP Integration” assessment. VSIA Version 2 used the IDs 1.3.8.2 and  
 16 1.3.8.4, but these were sequentially renumbered in a later VSIA release to 1.3.8.1 and 1.3.8.2. In the  
 17 “Design for test and manufacturing” section, VSIA Version 2 used the IDs 2.1.6.1, 2.1.6.2, 2.1.6.3, 2.1.6.6  
 18 and again, these were sequentially renumbered in a later VSIA release to be 2.1.6.1-4. The latter  
 19 numbering in both examples is what is supported by this standard.

20 It is beyond the scope of this document to detail all of the historical changes in the VSIA excel versions.  
 21 However, there are some differences between the implemented QIP schema and the most recent VSIA  
 22 release, version 4, which has been used as the golden reference for this work. Users who want to port  
 23 previously completed QIP excel’s should be aware of these differences listed in Table 1 below:

Assessment Type	VSIA QIP v4 ID	IEEE QIP v1 ID
Digital Verification IP	1.2.3	1.2.2.3
Digital Verification IP	1.2.2.3	1.2.2.4
Digital Verification IP	1.8.7	1.2.3.5
HardIP Int	1.8.7	1.1.1.4
HardIP Int	1.2.3	1.1.1.5
HardIP Int	1.1.1.5	1.1.1.6
Soft IP Integration	1.8.7	1.1.4
Soft IP Integration	1.2.3	1.1.5
Soft IP Integration	1.1.5	1.1.6

24

**Table 1—ID Changes**



1 **Annex A**

2 (informative)

3 **Bibliography**

4 [B1] IEEE Std 1364™, IEEE Standard for Verilog Hardware Description Language.

5 [B2] IEC/IEEE 61691-1-1, Behavioral languages—Part 1: VHDL language reference manual.<sup>56</sup>

6 [B3] ISO/IEC 8879, Information processing—Text and office systems—Standard Generalized Markup  
7 Language (SGML).<sup>7</sup>

---

<sup>5</sup> IEC publications are available from the Sales Department of the International Electrotechnical Commission, Case Postale 131, 3, rue de Varembe, CH-1211, Genève 20, Switzerland/Suisse (<http://www.iec.ch/>). IEC publications are also available in the United States from the Sales Department, American National Standards Institute, 25 West 43rd Street, 4th Floor, New York, NY 10036, USA (<http://www.ansi.org/>).

<sup>6</sup> IEEE publications are available from the Institute of Electrical and Electronics Engineers, Inc., 445 Hoes Lane, Piscataway, NJ 08854, USA (<http://standards.ieee.org/>).

<sup>7</sup> ISO/IEC publications are available from the ISO Central Secretariat, Case Postale 56, 1 rue de Varembe, CH-1211, Genève 20, Switzerland/Suisse (<http://www.iso.ch/>). ISO/IEC publications are also available in the United States from Global Engineering Documents, 15 Inverness Way East, Englewood, CO 80112, USA (<http://global.ihs.com/>). Electronic copies are available in the United States from the American National Standards Institute, 25 West 43rd Street, 4th Floor, New York, NY 10036, USA (<http://www.ansi.org/>).

# 1 Annex B

2 (normative)

## 3 Semantic consistency rules

4 For a QIP document or a set of QIP documents, to be valid they shall, in addition to conforming to the QIP  
 5 schema, obey certain semantic rules. While many of these are described informally in other sections of this  
 6 document, this chapter defines them formally. Tools generating QIP documents shall ensure these rules are  
 7 obeyed. Tools reading QIP documents shall report any breaches of these rules to the user.

### 8 B.1 Rule listings

9 Most of the semantic rules listed here can be checked purely by manually examining a set of QIP  
 10 documents.

#### 11 B.1.1 Assessment summary

12 **Table B.1—Assessment summary**

Rule Number	Rule	Notes
1.1	The name of the IP vendor shall be included	
1.2	The name or part number of the IP that is being assessed shall be included.	
1.3	The highest level topical area shall be for the type of assessment	Vendor Assessment Soft IP Integration Soft IP Development Hard IP Integration Hard IP Development Verification IP Software IP
1.4	Hard IP types shall be defined for all hard IP assessments	Digital Analog/AMS I/O & ESD Memory MEMS
1.5	The technologies associated with Hard IP shall be included	
1.6	The assessment type shall be defined for all assessments	Vendor Vendor & Integration Vendor, Integration & Development

13

1 **B.1.2 Questions and numbering**2 **Table B.2—Questions and numbering**

<b>Rule Number</b>	<b>Rule</b>	<b>Notes</b>
2.1	Question text cannot be changed	
2.2	Each question has a unique numerical identifier	
2.3	If a question is retired, the numerical identifier is also retired	
2.4	If a question is added, a new unique numerical identifier is also added and associated with the question	
2.5	Questions shall be grouped by topical areas	
2.6	The topical areas shall form the basis of the numbering scheme	
2.7	Up to three sub-areas may be used for each top level topical area	
2.8	Questions shall be as brief as possible, but additional remarks may be included	

3

4 **B.1.3 Question handling**5 **Table B.3—Question handling**

<b>Rule Number</b>	<b>Rule</b>	<b>Notes</b>
3.1	Questions shall be classified as Imperative, Rule, Guideline, Optional, Mitigable	
3.2	Optional questions when answered “y”, shall enable the subsequent detailed questions that are dependent on the optional question	
3.3	Optional questions when answered “n”, shall disable the subsequent detailed questions that are dependent on the optional question	
3.4	Optional questions when answered “n”, the subsequent detailed questions shall be removed from the completion and scoring metrics	
3.5	Legal question answer options cannot be changed	

3.6	Questions shall be quantitative and answerable by yes or no (“y” or “n”).	When unavoidable, always / often / never (“a” or “o” or “n”) may be used for guideline weighted questions only. The ESD Rating questions for hard IP integration assessments require textual answers that should be included in the comment fields.
3.7	All questions shall have a free text field for additional explanatory comments.	
3.8	Questions that are not applicable to the IP being assessed shall be answered “n” or “never” and “N/A” or “not applicable” shall be entered into the comment field.	
3.9	Hard IP questions may be duplicated in a single Answer XML file to differentiate criteria results for the same IP in different technologies.	The qipID shall be replaced with the secondary technology

1

2 **B.1.4 Hierarchy**

3

**Table B.4—Hierarchy**

<b>Rule Number</b>	<b>Rule</b>	<b>Notes</b>
4.1	The top-level of hierarchy is the View	
4.2	The second level is the Area of Concern	
4.3	The third level may be Topics	
4.4	Beneath the lowest applicable hierarchical category are questions	
4.5	All questions and their Topic header row are grouped together so that it is possible to collapse the display to just the header row.	
4.6	All Topics and their Area of Concern header row are grouped together so that it is possible to collapse the display to just the header row	
4.7	All Areas of Concern and their View header rows are grouped together so that it is possible to collapse the	

	display to just the header row	
--	--------------------------------	--

1

2 **B.1.5 Usage**

3

**Table B.5—Usage**

Rule Number	Rule	Notes
5.1	IP Providers, or those completing the metric, may not change any question classification, weight or legal answer	
5.2	IP Users, or those evaluating the metric, may change only the classification (imperative, rule, etc) of the questions to customize for their applications	

4

5 **B.1.6 Scoring**

6

**Table B.6—Scoring**

Rule Number	Rule	Notes
6.1	Questions grouped by topical areas and corresponding Question scores shall roll up into Topical scoring.	
6.2	Topical scoring shall roll up into Overall score for the IP.	
6.3	Imperatives shall be assigned a weight of 10 points	y = 10pt, n=0pt
6.4	Rules shall be assigned a weight of 5 points	y=5pt, n=0pt
6.5	Guidelines shall be assigned a weight of 2 points	y=2pt, n=0pt a=2pt, o=1pt, n=0pt
6.6	Optional questions have no weight	
6.7	Mitagable questions have no weight, however are counted as a “Rule” in the question count roll up.	
6.8	Section scoring (Topical or Overall) is equal to the % of points obtained out of the total possible points possible for questions answered	

7

1 **B.1.7 Display**2 **Table B.7—Display**

Rule Number	Rule	Notes
7.1	Overall score summary table lists IP overall score (% of pts scored out of total possible).	
7.2	Overall score summary table lists the number of questions answered unsatisfactorily as a "Traffic Light" visual	The Imperatives, marked in red for "Danger," are the most important questions. (At a minimum, if this were a real product, you would want all Imperative questions satisfied.) The Rules and Guidelines that were not satisfied, which are marked in orange/yellow for "Caution," are of lesser importance. Questions that received satisfactory answers are marked in green for "Go."
7.3	Topical summary table separately displayed for each high level area	Vendor Assessment, Soft IP Integration, Soft IP Development, Hard IP Integration, Hard IP Development, Verification IP, Software IP
7.4	Topical summary table shall list the Topical area score	(% of pts scored out of total possible)
7.5	Topical summary table lists the number of questions from Topical area answered unsatisfactorily as a "Traffic Light" visual	The Imperatives, marked in red for "Danger," are the most important questions. The Rules and Guidelines that were not satisfied, which are marked in orange/yellow for "Caution," are of lesser importance. Questions that received satisfactory

		answers are marked in green for "Go."
7.6	Topical summary table should have ability to drill down to individual questions contained in the topical area	Question details should show question, assessment, score, comments, and question importance (Imperative, Rule, Guideline, or Optional) for each question. Based on question response, the question score shall have Traffic light color coding: Red = Danger = An imperative not being met (i.e. an "n" answer), Orange/Yellow = Caution = A Rule or Guideline not being met (i.e. an "n" answer), Green= Go = Question answered satisfactory.

1

2 **B.1.8 User extensions**

3 **Table B.8—User extensions**

Rule Number	Rule	Notes
8.1	Additional user specific criterium shall follow the same format as the pre-defined quality criteria	
8.2	The qipID for user specific criterium shall be preceded by the letter "v".	
8.3	The qipID for user specific criterium shall be based on the topical areas numbering scheme	

4