

HOMEWORK – USING MODELSIM

Prof. Don Bouldin – 20 March 2008

Purposes: Perform pre-synthesis simulation using *ModelSim*.

(a) Test a logic component (fulladd.vhd) interactively.

(b) Use a script to test a structural combination of multiple components.

<u> Part A – Tutorial</u>

Download:

http://www.ece.utk.edu/~bouldin/protected/551-hw2.tar.gz

or copy the files on ada0.ece.utk.edu: cp ~bouldin/webhome/protected/551-hw2.tar.gz.

gunzip 551-hw2.tar.gz

tar –xvf 551-hw2.tar

Now, move down to the subdirectory:

1. cd 551-hw2

Then, prepare a working directory for ModelSim:

2. vlib work

Next, compile and simulate the component file for the full adder:

3. vcom fulladd.vhd

4. vsim fulladd

This will bring up the following window (Version 5.7d):

ModelSim SE PLUS 5.7d		
<u>File Edit ⊻iew Compile Simulate To</u>	ols <u>W</u> indow	<u>H</u> elp
📄 😂 🛍 🖉 🎬 🖉 📑 🛛 100 ns	÷ ⊑i ⊑i [i [i] 0 ² ∭	
Workspace	X	
Instance Design Unit Design U	Jnit Tyr # // CONFID	ENTIAL AND PROPRIETAR Δ
📕 fulladd 🔰 fulladd(logi Architect	ure #// PROPER	TY OF MENTOR GRAPHIC
📕 std_logic std_logic Package	S CORPORATIO	N OR ITS LICENSORS.
📕 🖬 standard 🛛 standard 🛛 Package	# // # univer fulle del	
	# Vsim ruliadu # Loading /sw/me	ntor/fpgady61/Modeltech/bi
	n//sunos5//std.s	tandard
	# Loading /sw/me	ntor/fpgadv61/Modeltech/bi
	n//sunos5//ieee	std_logic_1164(body)
	Loading work.tu	illadd(logicfunc)
Library sim Files		▼
Now: 0 ns Delta: 0	sim:/fulladd	

From the pull-down menu, use the left-mouse-button to select:

5. View→Signals

This will bring up the following window:



You can select individual signals by positioning the mouse arrow over any of the signal names and clicking the left-mouse-button to highlight it.

Alternatively, you can select all of the signals by using the pull-down menu to select:

6. Edit \rightarrow Select All

Note that the command you just selected was echoed in the *ModelSim* command window. In fact, any command exercised graphically can be typed directly or, as will be shown later, can be executed from a script file.

Next, return the mouse cursor to the ModelSim command window and type:

7. add wave *

This will bring up a waveform window:



Next, return to the Signals window and select a signal of interest using the left-mousebutton. Then, from the pull-down menu, select:

8. Edit \rightarrow Force

Fill in the dialog box as indicated in the new window and click OK:

Xsig	nals							×
<u>F</u> ile	<u>E</u> dit	⊻iew	<u>A</u> dd	Too	ls <u>\</u>	<u>M</u> indo	w	
_	cin			U				Δ
_	х			U				
	У			U				
	S			U				
-	COUL			U				7
\Box							\triangleright	
sim:	/fullad	d						1.
X For	ce Sele	cted Sig	gnal					
5	Signal	Name:	sim:/	fullado	:/cin			
		Value:	0					
⊏K	ind—		<u></u>					
		♦ Fre	eze	♦ D)rive	\diamond	Depo	sit
	Del	ay For:	0		_			
	Cance	l After:						
					ок			С

Alternatively, you can type in the *ModelSim* command window the values you want and then run the simulation. In this case, force all of the inputs to zero for the first 100 ns and then force \mathbf{x} to be a 1 for the next 100 ns. Note the output signal \mathbf{s} is changed:

ModelSim SE PLUS 5.7d	
<u>File Edit View Compile Simulate Tools Window</u>	<u>H</u> elp
📄 🚘 🛍 🔤 🤣 🎬 🗸 🎬 📔 📑 🛛 100 ns 🛊 🚉 🚉 💱 🔂 🛞 🛞	
Workspace xi	
Instance Design Unit Design Unit Tyr # Loading work.fulladd(log	(icfunc) Δ
fulladd fulladd(logi Architecture # .signals	
■ std_logic std_logic Package VSIM 2> add wave *	
standard standard Package force -freeze sim:/fulladd/	cin 0 0 m/fulladd/x 0 0
VSIM 42 force – freeze sir	n:fulladd/y 0 0
VSIM 6> run 100	
force -freeze sim:/fulladd/:	x10
Library sim Files	T I
Now: 200 ns Delta: 0 sim:/fulladd	
🗙 wave - default	
<u>File E</u> dit <u>V</u> iew Insert Format <u>T</u> ools <u>W</u> indow	
🚅 🖬 🚳 🐰 🖻 🛍 🚧 📐 💥 't 🛨 🔪 🖳 🔍 🔍 🍭 👫 📑	EL EX EL 🚿 3+
🗾 /fulladd/cin 🛛 📃 🔤	Δ
🗾 /fulladd/x 1	
/fulladd/y 0	
/tulladd/s 1	
Now 200 ns	
Cursor 1 0 ns 0 ns	
0 ns to 917 ns	li.

The waveform window can be manipulated using the View options. For example, selecting:

9. View→Zoom→Zoom Full

This will bring up the following window:

🗙 wave - default					
<u>File E</u> dit <u>V</u> iew <u>I</u> nser	t F <u>o</u> rmat <u>T</u> ool	s <u>W</u> indow			
🝃 🖬 🚭 👗 🖻 🛍	M 📐 🔏 🕚	- 🛨 🔪 🖪	O, Q, Q,		l 🗈 💵 🚿 3+
📕 /fulladd/cin	0				
📕 /fulladd/x	1				
📕 /fulladd/y	0				
📕 /fulladd/s	1				
🗾 /fulladd/cout	0				
Now	200 ns) 5	0 10	00 19	50 200
Cursor 1	0 ns	0 ns			
		\triangleleft			
0 ns to 210 ns					

You should continue forcing inputs and running the simulation until you are convinced that the design exhibits the desired behavior. When finished, type in the *ModelSim* command window:

10. quit -force

If you encounter an error, you should edit the vhd source file and redo the steps above until you are certain your design is okay.

As stated previously, instead of selecting commands graphically using the menus or typing them individually into the command window, you can use a script file. The file "stim-fulladd.do" contains several inputs which will automatically be executed by typing:

11. ./vsim-fulladd (Note: Be sure this file is executable—chmod u+x)

This produces the windows below (Version 6.3d). Note the position of the cursor in the wave window at 250 ns and the corresponding values near the signal names:

🗋 🗅 😅 🖬 🚳 👗 🐚 🏙 😂 😂 🖊 🎥 '	0 ₃
Help Contains 🧷 🧷	
<pre># // ModelSim SE-64 6.3d Nov 26 2007 Linux 2.6.9-42.0.10.E # // # // Copyright 1991-2007 Mentor Graphics Corporation # // All Rights Reserved. # // # // THIS WORK CONTAINS TRADE SECRET AND # // PROPRIETARY INFORMATION WHICH IS THE PROPERTY # // OF MENTOR GRAPHICS CORPORATION OR ITS LICENS # // AND IS SUBJECT TO LICENSE TERMS. # // # vsim -do stim-fulladd.do fulladd # ** Note: (vsim-3812) Design is being optimized</pre>	ELsmp V ORS
# Loading std.standard # Loading ieee.std_logic_1164(body) # Loading work.fulladd(logicfunc) # do stim-fulladd.do	





The hierarchical implementation of a 4-bit adder can be simulated by typing:

12. ./vsim-adder4

This produces the windows below. Note the position of the cursor in the wave window at 250 ns and the corresponding values near the signal names:



Part B – Testing Additional VHDL Files

Develop appropriate stimuli for each of these files and test them using ModelSim. Capture the waveform produced for each one and link to your restricted webpage.

func3.vhd mux2to1.vhd dec2to4.vhd seg7.vhd upcount.vhd BCDcount.vhd simple.vhd

Just observe the following VHDL files. You do not have to simulate them.

onepulse.vhd clk_div.vhd debounce.vhd hierarch.vhd

Appendix A -- Fulladd

fulladd.vhd

```
-- Brown Example Appendix A.7a
 1
 2
     LIBRARY ieee ;
3
     USE ieee.std logic 1164.all ;
 4
 5
     ENTITY fulladd IS
 6
        PORT ( Cin, x, y : IN STD_LOGIC ;
 7
               s, Cout : OUT STD LOGIC ) ;
 8
     END fulladd ;
 9
     ARCHITECTURE LogicFunc OF fulladd IS
10
11
     BEGIN
12
        s <= x XOR y XOR Cin ;
13
        Cout <= (x AND y) OR (x AND Cin) OR (y AND (
14
     END LogicFunc ;
- -
```

vsim-fulladd

vlib work vcom fulladd.vhd vsim fulladd -do stim-fulladd.do

stim-fulladd.do

add wave * force -freeze sim:/fulladd/cin 0 0 force -freeze sim:/fulladd/x 0 0 force -freeze sim:/fulladd/y 0 0 run 100 force -freeze sim:/fulladd/cin 0 0 force -freeze sim:/fulladd/x 1 0 force -freeze sim:/fulladd/y 0 0 run 100 force -freeze sim:/fulladd/cin 0 0 force -freeze sim:/fulladd/x 1 0 force -freeze sim:/fulladd/y 1 0 run 100

Appendix B – Adder4

adder4.vhd

```
1
     -- Brown Example Appendix A.7b
 2
     LIBRARY ieee ;
     USE ieee.std logic 1164.all ;
 3
 4
 5
     ENTITY adder4 IS
         PORT ( Cin : IN STD_LOGIC ;
    X, Y : IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
 6
 7
 8
                     : OUT STD LOGIC VECTOR (3 DOWNTO 0) ;
               S
               Cout : OUT STD LOGIC ) ;
 9
10
     END adder4 ;
11
12
     ARCHITECTURE Structure OF adder4 IS
13
         SIGNAL C : STD_LOGIC_VECTOR(1 TO 3) ;
14
         COMPONENT fulladd
15
            PORT ( Cin, x, y : IN STD_LOGIC ;
16
                  s, Cout : OUT STD LOGIC) ;
17
         END COMPONENT ;
18
    BEGIN
19
         stage0: fulladd PORT MAP ( Cin , X(0), Y(0), S(0), C(1) ) ;
20
         stage1: fulladd PORT MAP ( C(1), X(1), Y(1), S(1), C(2) );
         stage2: fulladd PORT MAP ( C(2), X(2), Y(2), S(2), C(3) ) ;
21
         stage3: fulladd PORT MAP (
22
23
            x \Rightarrow X(3), y \Rightarrow Y(3), Cin \Rightarrow C(3), s \Rightarrow S(3), Cout \Rightarrow Cout );
24
     END Structure ;
```

vsim-adder4

vlib work vcom -work work adder4.vhd vsim adder4 -do stim-adder4.do

stim-adder4.do

add wave * force -freeze sim:/adder4/cin 0 0 force -freeze sim:/adder4/x 0000 0 force -freeze sim:/adder4/y 0000 0 run 100 force -freeze sim:/adder4/cin 0 0 force -freeze sim:/adder4/x 0001 0 force -freeze sim:/adder4/y 0000 0 run 100 force -freeze sim:/adder4/cin 0 0 force -freeze sim:/adder4/x 0001 0 force -freeze sim:/adder4/y 0001 0 run 100 force -freeze sim:/adder4/cin 1 0 force -freeze sim:/adder4/x 0001 0 force -freeze sim:/adder4/y 0001 0 run 100