## **Modern Physical Design: Modern Physical Design: Algorithm Technology Technology Methodology Methodology Methodology**

**Andrew B. Kahng UCLA** Majid Sarrafzadeh Northwestern Majid Sarrafzadeh Northwestern

#### **Introduction Introduction**

- **This tutorial will cover "the latest word" in physical chip** implementation methodology and physical design (PD) algorithm implementation methodology and physical design (PD) algorithm technology. technology.
- **J** The target audience consists of
	- **3** system and circuit designers who would benefit from understanding tool capabilities in this arena, understanding tool capabilities in this arena,
	- z CAD engineers (both R&D and support), z CAD engineers (both R&D and support),
	- z design project managers, z design project managers,
	- z academic researchers. z academic researchers.
- **J** Familiarity with basic PD methodology is assumed.

### **Trade-Off: Depth vs. Breadth Trade-Off: Depth vs. Breadth**

- **Broad spectrum of possible material**
- Only ~6-7 hours for presentation
- **Not all possible topics covered in slides, not all slides covered** in talks in talks
	- **a** ask questions if you'd like to hear about something in particular, esp. related to methodology or particular P&R techniques esp. related to methodology or particular P&R techniques
- z All tutorial materials will be available in softcopy at z All tutorial materials will be available in softcopy at
	- z http://vlsicad.cs.ucla.edu/ICCAD99TUTORIAL z http://vlsicad.cs.ucla.edu/ICCAD99TUTORIAL
	- z http://www.ece.nwu.edu/nucad/ICCAD99TUTORIAL z http://www.ece.nwu.edu/nucad/ICCAD99TUTORIAL

#### **Overview of the Tutorial**

- **PART I: Technology and Methodology Context Setting** (9:00 - 10:00) (9:00 - 10:00)
- **PART II: Fundamental Physical Design Formulation and** Algorithms (10:00 - 12:00) Algorithms (10:00 - 12:00)
	- z Coffee Break (10:30 10:45) z Coffee Break (10:30 10:45)
	- z Lunch (12:00 1:00) z Lunch (12:00 1:00)
- **DART III: Interaction with Upstream Floorplanning and** Logic Synthesis (1:00 - 2:00) Logic Synthesis (1:00 - 2:00)
- **PART IV: Interaction with extraction, analysis, and** performance validation (2:00 - 3:30) performance validation (2:00 - 3:30) z Coffee Break (3:30 - 3:45) z Coffee Break (3:30 - 3:45)
- **D** PART V: Linkage to Custom Layout (3:45 4:45)
- z Conclusion (4:45 5:00) z Conclusion (4:45 5:00)





## **Overall Roadmap Technology Overall Roadmap Technology Characteristics Characteristics**



#### **Overall Roadmap Technology Overall Roadmap Technology Characteristics (Cont'd) Characteristics ( Characteristics (Cont'd)**



## **Technology Scaling Trends**

- Interconnect
	- **Impact of scaling on parasitic capacitance**
	- **Jumpact of scaling on inductance coupling**
	- **J** Impact of new materials on parasitic capacitance & resistance
	- **Trends in number of layers, routing pitch**

#### z Device z Device

- **v** V<sub>dd</sub>, V<sub>t</sub>, sizing
- **J** Circuit trends (multithreshold CMOS, multiple supply voltages, dynamic CMOS) dynamic CMOS)
- **J** Impact of scaling on power and reliability















## **Scaling of Noise with Process**

- Cross coupling noise increases with
	- **•** process shrink
	- **c** frequency of operation
- **Propagated noise increases with decrease in noise** margins margins
	- z decrease in supply voltage z decrease in supply voltage
	- **b** more extreme P/N ratios for high speed operation
- **3** IR drop noise increases with
	- **3** complexity of chip size
	- **3** frequency of chip
	- z shrinking of metal layers z shrinking of metal layers

#### **New Materials Implications New Materials Implications**

- **Lower dielectric** 
	- **c** reduces total capacitance
	- o doesn't change cross-coupled / grounded capacitance proportions proportions
- z Copper metallization z Copper metallization
	- **c** reduces RC delay
	- $\bullet$  avoids electromigration (factor of 4-5 ?)
	- **v** thinner deposition reduces cross cap
- z Multiple layers of routing z Multiple layers of routing
	- z enabled by planarized processes; 10% extra cost per layer z enabled by planarized processes; 10% extra cost per layer
	- z reverse-scaled top-level interconnects z reverse-scaled top-level interconnects
	- **2** relative routing pitch may increase
	- z room for shielding z room for shielding

## **Technical Issues in UDSM Design Technical Issues in UDSM Design**

- o New issues and problems arising in UDSM technology
	- z catastrophic yield: critical area, antennas z catastrophic yield: critical area, antennas
	- **•** parametric yield: density control (filling) for CMP
	- **parametric yield: subwavelength lithography implications** 
		- **c** optical proximity correction (OPC)
		- z phase-shifting mask design (PSM) z phase-shifting mask design (PSM)
	- **•** signal integrity
		- z crosstalk and delay uncertainty z crosstalk and delay uncertainty
		- z DC electromigration z DC electromigration
		- z AC self-heat z AC self-heat
		- z hot electrons z hot electrons
- z Current context: cell-based place-and-route methodology z Current context: cell-based place-and-route methodology
	- z placement and routing formulations, basic technologies z placement and routing formulations, basic technologies
	- z methodology contexts z methodology contexts

## **Technical Issues in UDSM Design Technical Issues in UDSM Design**

- **J** Manufacturability (chip can't be built)
	- z antenna rules z antenna rules
	- **•** minimum area rules for stacked vias
	- **CMP** (chemical mechanical polishing) area fill rules
	- **J** layout corrections for optical proximity effects in subwavelength lithography; associated verification issues lithography; associated verification issues
- **Signal integrity (failure to meet timing targets)** 
	- z crosstalk induced errors z crosstalk induced errors
	- **v** timing dependence on crosstalk
	- z IR drop on power supplies z IR drop on power supplies
- **B** Reliability (design failures in the field)
	- z electromigration on power supplies z electromigration on power supplies
	- z hot electron effects on devices z hot electron effects on devices
	- z wire self heat effects on clocks and signals z wire self heat effects on clocks and signals









#### **Silicon Complexity and Design Silicon Complexity and Design Complexity Complexity**

- Silicon complexity: physical effects cannot be ignored
	- **o** fast but weak gates; resistive and cross-coupled interconnects
	- **S** subwavelength lithography from 350nm generation onward
	- **b** delay, power, signal integrity, manufacturability, reliability all become first-class objectives along with area become first-class objectives along with area
- **Design complexity: more functionality and** customization, in less time customization, in less time
	- **2** reuse-based design methodologies for SOC
- z Interactions increase complexity z Interactions increase complexity
	- z need robust, top-down, convergent design methodology z need robust, top-down, convergent design methodology

## **Guiding Philosophy in the Back-End Guiding Philosophy in the Back-End**

- Many opportunities to leave \$\$\$ on table
	- **physical effects of process, migratability**
	- **o** design rules more conservative, design waivers up
	- **o** device-level layout optimizations in cell-based methodologies
- z Verification cost increases z Verification cost increases
- **Prevention becomes necessary complement to** checking checking
- z Successive approximation = design convergence z Successive approximation = design convergence
	- z upstream activities pass intentions, assumptions downstream z upstream activities pass intentions, assumptions downstream
	- **J** downstream activities must be predictable
	- z models of analysis/verification = objectives for synthesis z models of analysis/verification = objectives for synthesis
- z More "custom" bias in automated methodologies z More "custom" bias in automated methodologies

### **Implications of Complexity**

• UDSM: Silicon complexity + Design complexity

**convergent design: must abstract what's beneath** 

- **•** prevention with respect to analysis/verification checks
- z many issues to worry about (all are "first-class citizens" z many issues to worry about (all are "first-class citizens"
- apply methodology (P/G/clock design, circuit tricks, ...) whenever possible
- z must concede loss of clean abstractions: need unifications z must concede loss of clean abstractions: need unifications
	- z synthesis and analysis in tight loop z synthesis and analysis in tight loop
	- z logic and layout : chip implementation planning methodologies z logic and layout : chip implementation planning methodologies
	- z layout and manufacturing : CMP/OPC/PSM, yield, reliability, SI, statistical z layout and manufacturing : CMP/OPC/PSM, yield, reliability, SI, statistical design, … design, …
- z must hit function/cost/TAT points that maximize \$/wafer z must hit function/cost/TAT points that maximize \$/wafer
	- z reuse-based methodology z reuse-based methodology

**27**

z need for differentiating IP → **custom**-ization z need for differentiating IP → **custom**-ization

# **Outline Outline J** Technology trends **• Post-layout optimization methodologies** z manufacturability and reliability z manufacturability and reliability z performance z performance **J** Custom or custom-on-the-fly methodologies **J** Flavors of classic planning-based methodologies z Implications for P&R z Implications for P&R

### **Example: Defect-related Yield Loss Example: Defect-related Yield Loss**

- High susceptibility to spot defect-related yield loss, particularly in metallization stages of process particularly in metallization stages of process
- **J** Most common failure mechanisms: shorts or opens due to extra or missing material between metal tracks to extra or missing material between metal tracks
- **Design tools fail to realize that values in design manuals** are minimum values, not target values are minimum values, not target values
- z Spot defect yield loss modeling z Spot defect yield loss modeling
	- z extremely well-studied field z extremely well-studied field
	- **J** first-order yield prediction: Poisson yield model
	- z critical-area model much more successful z critical-area model much more successful
	- z **fatal defect types** (two types of short circuits, one type of open) z **fatal defect types** (two types of short circuits, one type of open)







#### **Approaches to Spot Defect Yield Approaches to Spot Defect Yield Loss Loss**

- . Modify wire placements to minimize critical area
- z Router issue z Router issue
	- **o** router understands critical-area analyses, optimizations
	- **SPread, push/shove (gridless, compaction technology)**
	- **b** layer reassignment, via shifting (standard capabilities)
	- **p** related: via doubling when available, etc.
- z Post-processing approaches in PV are awkward z Post-processing approaches in PV are awkward
	- **bireaks performance verification in layout (if layout has been** changed by physical verification) changed by physical verification)
	- z no easy loop back to physical design: convergence problems z no easy loop back to physical design: convergence problems

## **Example: Antennas Example: Antennas**

- **Charging in semiconductor processing** 
	- **o** many process steps use plasmas, charged particles
	- **c** charge collects on conducting poly, metal surfaces
	- **capacitive coupling: large electrical fields over gate oxides**
	- **s** stresses cause damage, or complete breakdown
	- $\bullet$  induced V<sub>t</sub> shifts affect device matching (e.g., in analog)

#### **Antennas Antennas**

- **Charging in semiconductor processing**
- **Standard solution: limit antenna ratio** 
	- **antenna ratio** =  $(A_{poly} + A_{M1} + ...)$  /  $A_{gate-ox}$
	- $\bullet$  e.g., antenna ratio  $<$  300
	- $A_{Mx}$  ≡ metal (x) area electrically connected to node without using metal (x+1), and not connected to an active area metal (x+1), and not connected to an active area

# **Antennas Antennas • Charging in semiconductor processing Standard solution: limit antenna ratio**  $\bullet$  General solution == bridging (break antenna by moving route to higher layer) route to higher layer) **J** Antennas also solved by protection diodes **o** not free (leakage power, area penalties) z Basically, annoying-but-solved problem z Basically, annoying-but-solved problem **p** not clear whether today's approaches scale into the future z (today, mostly post-processing approaches) z (today, mostly post-processing approaches)







- **•** Pre routing specification
	- **c** convenient, handled by router
	- **c** robust but conservative
	- **J** may consume big area
- **Post routing specification** 
	- **c** area efficient-shield only where needed & have space
	- **b** ease task of router
	- z sufficient shielding is not guaranteed z sufficient shielding is not guaranteed
- z Either way: definite interactions w/ fill insertion, z Either way: definite interactions w/ fill insertion, possible interactions w/ phase-shifting (M1,M2?) possible interactions w/ phase-shifting (M1,M2?)























#### **Convex Programming Convex Programming Inside Delay Case Inside Delay Case**

• New guess delay is adequate but try and improve cost

















## **Outline Outline**

- **J** Technology trends
- **Post-layout optimization methodologies** 
	- z manufacturability and reliability z manufacturability and reliability
	- z performance z performance
- z Custom or custom-on-the-fly methodologies z Custom or custom-on-the-fly methodologies
- **J** Flavors of classic planning-based methodologies
- z Implications for P&R z Implications for P&R

#### **Custom Methodology in ASIC(?) / COT**

- . How much is on the table w.r.t. performance?
	- 4x speed, 1/3x area, 1/10x power (Alpha vs. Strongarm vs. "ASIC")
	- **Jayout methodology spans RTL syn, auto P&R, tiling/generation,** manual manual
	- z library methodology spans gate array, std cell, rich std cell, liquid lib, z library methodology spans gate array, std cell, rich std cell, liquid lib, … …
- **J** Traditional view of cell-based ASIC
	- **b** Advantages: high productivity, TTM, portability (soft IP, gates)
	- z Disadvantages: slower, more power, more area, slow production z Disadvantages: slower, more power, more area, slow production of std cell library of std cell library
- z Traditional view of Custom z Traditional view of Custom
	- z Advantages: faster, less power, less area, more circuit styles z Advantages: faster, less power, less area, more circuit styles
	- z Disadvantages: low productivity, longer TTM, limited reuse z Disadvantages: low productivity, longer TTM, limited reuse

#### **Custom Methodology in ASIC(?) / COT**

#### . With sub-wavelength lithography:

- **how much more guardbanding will standard cells need?**
- **composability is difficult to guarantee at edges of PSM layouts,** when PSM layouts are routed, when hard IPs are made with different density targets, etc. different density targets, etc.
- **context-independent composability is the foundation of cell**based methodology! based methodology!
- z With variant process flavors: z With variant process flavors:
	- **b** hard layouts (including cells) will be more difficult to reuse
- $\sim$   $\rightarrow$  Relative cost of custom decreases
- z On the other hand, productivity is always an issue... z On the other hand, productivity is always an issue...

#### **Custom Methodology in ASIC(?) / COT**

- **•** Architecture
	- **•** heavy pipelining
	- **c** fewer logic levels between latches
- **J** Dynamic logic
	- z used on all critical paths z used on all critical paths
- **J** Hand-crafted circuit topologies, sizing and layout
	- z good attention to design reduces guardbands z good attention to design reduces guardbands

**The last seems to be the lowest-hanging fruit for ASIC The last seems to be the lowest-hanging fruit for ASIC**

#### **Custom Methodology in ASIC(?) / COT**

- **BIC market forces (IP differentiation) will define needs** for xtor-level analyses and syntheses for xtor-level analyses and syntheses
- **Flexible-hierarchical top-down methodology** 
	- **basic strategy: iteratively re-optimize chunks of the design as** defined by the layout, i.e., cut out a piece of physical hierarchy, defined by the layout, i.e., cut out a piece of physical hierarchy, reoptimize it ("peephole optimization") reoptimize it ("peephole optimization")
		- **o** for timing/power/area (e.g., for mismatched input arrival times, slews) slews)
		- z for auto-layout (e.g., pin access and cell porosity for router) z for auto-layout (e.g., pin access and cell porosity for router)
		- **o** for manufacturability (density control, critical area, phaseassignability) assignability)
		- z DOF's: diffusion sharing, sizing, new mapping / circuit topology z DOF's: diffusion sharing, sizing, new mapping / circuit topology sol's sol's
		- z chunk size: as large as possible (tradeoff between near-optimality, z chunk size: as large as possible (tradeoff between near-optimality, CPU time) CPU time)
	- z antecedents: IBM C5M, Motorola CELLERITY, DEC CLEO z antecedents: IBM C5M, Motorola CELLERITY, DEC CLEO
	- z "infinite library"recovers performance, density that a 300-cell "infinite library"recovers performance, density that a 300-cell library and classic cell-based flow leave on the table library and classic cell-based flow leave on the table ò















#### **Planning / Implementation Planning / Implementation Methodologies Methodologies**

- **Centered on logic design** 
	- **v** wire-planning methodology with block/cell global placement
	- o global routing directives passed forward to chip finishing
	- **o** constant-delay methodology may be used to guide sizing
- **J** Centered on physical design

- **placement-driven or placement-knowledgeable logic synthesis**
- **Buffer between logic and layout synthesis** 
	- z placement, timing, sizing optimization tools z placement, timing, sizing optimization tools
- z Centered on SOC, chip-level planning z Centered on SOC, chip-level planning
	- z interface synthesis between blocks z interface synthesis between blocks
	- z communications protocol, protocol implementation decisions z communications protocol, protocol implementation decisions guide logic and physical implementation guide logic and physical implementation

### **Planning / Implementation Planning / Implementation Methodologies Methodologies**

**Centered on logic design** 

- **v** wire-planning methodology with block/cell global placement
- o global routing directives passed forward to chip finishing
- **o** constant-delay methodology may be used to guide sizing
- **J** Centered on physical design
	- **placement-driven or placement-knowledgeable logic synthesis**
- z Buffer between logic and layout synthesis z Buffer between logic and layout synthesis
	- z placement, timing, sizing optimization tools z placement, timing, sizing optimization tools
- z Centered on SOC, chip-level planning z Centered on SOC, chip-level planning
	- z interface synthesis between blocks z interface synthesis between blocks
	- z communications protocol, protocol implementation decisions z communications protocol, protocol implementation decisions guide logic and physical implementation guide logic and physical implementation







### **KEY ISSUE: PREDICTABILITY KEY ISSUE: PREDICTABILITY**

- **E** verything we do is ultimately aimed at a predictable, estimatable back end (physical implementation after estimatable back end (physical implementation after some handoff level of design) some handoff level of design)
- z Predictability == regression models z Predictability == regression models
- $\bullet$  Predictability == an enforceable assumption **o** constant-delay paradigm (logical effort, DEC, IBM, ...)
- $\bullet$  Predictability == fast constructive prediction **3** RT-level (Tera), gate-level flat full-chip (SPC)
- $\bullet$  Predictability == remove the need for predictability
	- z GALS, LIS z GALS, LIS
	- z "protocol- / communication-based system-level design" z "protocol- / communication-based system-level design"

# **Problems With Physical Hierarchy Problems With Physical Hierarchy**

- $\bullet$  Physical hierarchy = hierarchical organization of the core layout region core layout region
- o In general, no relation to high-quality (e.g., w.r.t. timing, routability) embedding of logic routability) embedding of logic
	- **p** artifactual physical hierarchy created by top-down placers
	- **core region is relatively homogeneous, isotropic: imposing a** hierarchy is generally harmful hierarchy is generally harmful
- z Of course, some obvious exceptions z Of course, some obvious exceptions
	- **p** regular structures (memories, PLAs, datapaths)
	- z hard IP blocks z hard IP blocks

- z but these don't fit well in top-down placement anyway z but these don't fit well in top-down placement anyway
- z General trend: non-hierarchical embedding approaches z General trend: non-hierarchical embedding approaches

#### **The Problem With Hierarchies The Problem With Hierarchies**

- **J** Two hierarchies: logical/functional, and physical
	- **S** schematic hierarchy also typical in structured-custom
- $\bullet$  RTL design = logical/functional hierarchy
	- **provides valuable clues for physical embedding: datapath** structure, timing structure, etc.
	- $\bullet$  can be incredibly misleading (e.g., all clock buffers in a single hierarchy block) hierarchy block)
- z Main issues: z Main issues:

- **b** how to leverage logical/functional hierarchy during embedding
- z when to deviate from designer's hierarchy z when to deviate from designer's hierarchy
- **x** methodology for hierarchy reconciliation (buffers, repartitioning / reclustering, etc.) reclustering, etc.)







#### **Soft-Block Assembly Soft-Block Assembly**

- **Hard rectilinear blocks make prediction of global wires extremely** difficult difficult
- **J** Top-down constraint-driven assembly of soft fabrics: ability to significantly restructure circuit level blocks during the assembly significantly restructure circuit level blocks during the assembly process helps reach performance goals process helps reach performance goals
	- **Example, timing-critical interconnect paths can be completely** restructured during assembly without changing any of the system level restructured during assembly without changing any of the system level specification specification
- z Key issue: how to determine the soft blocks in the first place z Key issue: how to determine the soft blocks in the first place
	- z non-classical partitioning objectives: area sensitivity, functional and z non-classical partitioning objectives: area sensitivity, functional and clocking structure, critical timing-path awareness, matching capabilities clocking structure, critical timing-path awareness, matching capabilities of block placer of block placer
	- z block placement: largely unsolved issue z block placement: largely unsolved issue
		- **z** unclear whether packing-centric or connectivity-centric approaches are best

# **Outline Outline J** Technology trends **• Post-layout optimization methodologies** z manufacturability and reliability z manufacturability and reliability z performance z performance **J** Custom or custom-on-the-fly methodologies **J** Flavors of classic planning-based methodologies z Implications for P&R z Implications for P&R

## **Cell-Based P&R: Classic Context Cell-Based P&R: Classic Context**

- Architecture design
	- z golden microarchitecture design, behavioral model, RT-level structural z golden microarchitecture design, behavioral model, RT-level structural HDL passed to chip planning HDL passed to chip planning
	- z cycle time and cycle-accurate timing boundaries established z cycle time and cycle-accurate timing boundaries established
	- z hierarchy correspondences (structural-functional, logical (schematic) z hierarchy correspondences (structural-functional, logical (schematic) and physical) well-established and physical) well-established

#### z Chip planning z Chip planning

- z hierarchical floorplan, mixed hard-soft block placement z hierarchical floorplan, mixed hard-soft block placement
- z block context-sensitivity: no-fly, layer usage, other routing constraints z block context-sensitivity: no-fly, layer usage, other routing constraints
- z route planning of all global nets (control/data signals, clock, P/G) z route planning of all global nets (control/data signals, clock, P/G)
- z induces pin assignments/orderings, hard (partial) pre-routes, etc. z induces pin assignments/orderings, hard (partial) pre-routes, etc.
- **J** Individual block design -- various P&R methodologies
- z Chip assembly -- possibly implicit in above steps z Chip assembly -- possibly implicit in above steps
- z What follows: qualitative review of key goals, purposes z What follows: qualitative review of key goals, purposes

#### **Placement Directions Placement Directions**

- **J** Global placement
	- **o** engines (analytic, top-down partitioning based, (iterative annealing based) remain the same; all support "anytime" convergent solution based) remain the same; all support "anytime" convergent solution
	- **becomes more hierarchical** 
		- z block placement, latch placement before "cell placement" z block placement, latch placement before "cell placement"
	- **Support placement of partially/probabilistically specified design**

#### z Detailed placement z Detailed placement

- z LEQ/EEQ substitution z LEQ/EEQ substitution
- z shifting, spacing and alignment for routability z shifting, spacing and alignment for routability
- z ECOs for timing, signal integrity, reliability z ECOs for timing, signal integrity, reliability
- z closely tied to performance analysis backplane (STA/PV) z closely tied to performance analysis backplane (STA/PV)
- z support incremental "construct by correction" use model z support incremental "construct by correction" use model

#### **Function of a UDSM Router**

- **J** Ultimately responsible for meeting specs/assumptions
	- **Silew, noise, delay, critical-area, antenna ratio, PSM-amenable ...**
- . Checks performability throughout top-down physical impl.
	- **a** actively understands, invokes analysis engines and macromodels
- **J** Many functions
	- **circuit-level IP generation:** clock, power, test, package substrate routing routing
	- **pin assignment and track ordering engines**
	- **J** monolithic topology optimization engines
	- **owns key DOFs: small re-mapping, incremental placement,** device-level layout resynthesis device-level layout resynthesis
	- **b** is hierarchical, scalable, incremental, controllable, wellcharacterized (well-modeled), detunable (e.g., coarse/quick characterized (well-modeled), detunable (e.g., coarse/quick routing), ... routing), ...

## **Out-of-Box Uses of Routing Results Out-of-Box Uses of Routing Results**

- Modify floorplan
	- **·** floorplan compaction, pin assignments derived from top-level route planning planning
- z Determine synthesis constraints z Determine synthesis constraints
	- **budgets for intra-block delay, block input/output boundary conditions**
- **J** Modify netlist
	- z driver sizing, repeater insertion, buffer clustering z driver sizing, repeater insertion, buffer clustering
- **J** Placement directives for block layout
	- z over-block route planning affects utilization factors within blocks z over-block route planning affects utilization factors within blocks
- z Performance-driven routing directives z Performance-driven routing directives
	- z wire tapering/spacing/shielding choices, assumed layer assignments, z wire tapering/spacing/shielding choices, assumed layer assignments, etc. etc.

#### **Routing Directions Routing Directions**

- z Cost functions and constraints z Cost functions and constraints
	- **c** rich vocabulary, powerful mechanisms to capture, translate, enforce enforce
- z Degrees of freedom z Degrees of freedom
	- **v** wire widths/spacings, shielding/interleaving, driver/repeater sizing
	- **o** router empowered to perform small logic resyntheses
- z "Methodology" z "Methodology"

**87**

- **carefully delineated scopes of router application**
- **b** instance complexities remain tractable due to hierarchy and restrictions (e.g., layer assignment rules) that are part of the restrictions (e.g., layer assignment rules) that are part of the methodology methodology
- z Change in search mechanisms z Change in search mechanisms
	- **x** iterative ripup/reroute replaced by "atomic topology synthesis utilities": construct entire topologies to satisfy constraints in arbitrary contexts arbitrary contexts **v** iterative ripup/reroute replaced by "atomic topology synthesis utilities": construct entire topologies to satisfy constraints in
- z Closer alignment with full-/automated-custom view z Closer alignment with full-/automated-custom view
	- z "peephole optimizations" of layout are the natural extensions of **Peephole optimizations" of layout are the natural extensions of**
	- ICCAD Tutorial: November 11, 1999 **C** Majid Sarrafzadeh Motorola CELLERITY, IBM CM5, etc. methodologies Motorola CELLERITY, IBM CM5, etc. methodologies

#### **Noise Sources Noise Sources**

- **Analog design concerns are due physical noise sources** 
	- **because of discreteness of electronic charge and stochastic** nature of electronic transport processes nature of electronic transport processes
	- **b** example: thermal noise, flicker noise, shot noise
- **Julie 1** Digital circuits due to large, abrupt voltage swings, create deterministic noise which is several orders of create deterministic noise which is several orders of magnitude higher than stochastic physical noise magnitude higher than stochastic physical noise
	- **s** still digital circuits are prevalent because hey are inherently immune to noise immune to noise
- **J** Technology scaling and performance demands made noisiness of digital circuits a big problem noisiness of digital circuits a big problem