
Lecture 21: Feedback Loop Compensation

ECE 481: Power Electronics
Prof. Daniel Costinett
Department of Electrical Engineering and Computer Science
University of Tennessee Knoxville
Fall 2013

Announcements

- Midterm due Tuesday
- ECE 482: Power Electronic Circuits
- <http://oira.tennessee.edu/sais/>

*Midterm:
Impedance paper is A-ok!*

Shape $T(s)$ on a bode plot using $G_c(s)$

- (1) Large $T(s)$ at low frequencies
- (2) High $f_c \rightarrow (BW)_{cc}$
- (3) Adequate ϕ_m

9.5. Regulator design

Typical specifications:

- Reject Disturbance \rightarrow Minimize
- Effect of load current variations on output voltage regulation
This is a limit on the maximum allowable output impedance $\rightarrow 2\omega L \frac{1}{1+T}$
 - Effect of input voltage variations on the output voltage regulation
This limits the maximum allowable line-to-output transfer function $\rightarrow \text{Gain } \frac{1}{1+T}$
 - fast Transient response time $\rightarrow \uparrow f_c \approx (BW)_{cc}$
This requires a sufficiently high crossover frequency
 - Low Overshoot and ringing $\rightarrow \uparrow \phi_m$
An adequate phase margin must be obtained

The regulator design problem: add compensator network $G_c(s)$ to modify $T(s)$ such that all specifications are met.

Lead compensator design

\rightarrow provides phase lead


To optimally obtain a compensator phase lead of θ at frequency f_c , the pole and zero frequencies should be chosen as follows:

$$f_z = f_c \sqrt{\frac{1 - \sin(\theta)}{1 + \sin(\theta)}}$$

$$f_p = f_c \sqrt{\frac{1 + \sin(\theta)}{1 - \sin(\theta)}}$$

If it is desired that the magnitude of the compensator gain at f_c be unity, then G_{c0} should be chosen as


$$G_{c0} = \sqrt{\frac{f_c}{f_p}}$$



9.5.2. Lag (PI) compensation

$$G_c(s) = G_{\infty} \left(1 + \frac{\omega_L}{s} \right)$$


Improves low-frequency loop gain and regulation



$$V = V_{ref} \frac{T_o}{1+T_o}$$

9.5.3. Combined (PID) compensator


$$G_c(s) = G_{em} \left(1 + \frac{s}{\omega_L} \right) \left(1 + \frac{s}{\omega_c} \right) \left(1 + \frac{s}{\omega_{p1}} \right) \left(1 + \frac{s}{\omega_{p2}} \right)$$




How high can f_c be? $f_c < \frac{f_c}{5}$ or $\frac{f_c}{10}$



Goal: Design $G_c(s)$ to shape $T(s)$

9.5.4. Design example




Quiescent operating point @ DC






Open-loop control-to-output transfer function $G_{vd}(s)$



System block diagram



$$V = \frac{1}{4} \frac{I}{1+T} V_{ref}$$


$$= 3 \frac{2.3}{1+2.3} 5 \approx 10V \quad \text{wanted } V = 15V$$

Uncompensated loop gain (with $G_c = 1$)

With $G_c = 1$ the loop gain is

$$T_u(s) = T_{u0} \frac{1}{1 + \frac{s}{Q_0 \omega_0} + \left(\frac{s}{\omega_0}\right)^2}$$


$$T_{u0} = \frac{H V}{D V_M} = 2.33 \Rightarrow 7.4 \text{ dB}$$



$$f_c = 1.8 \text{ kHz}, \phi_m = 5^\circ$$

$$\phi_m \approx 0$$

Improved compensator (PID)



- add inverted zero to PD compensator, without changing dc gain or corner frequencies
- choose f_L to be $f_c/10$, so that phase margin is unchanged

Another Compensator Design Example

Power stage parameters

- Switching frequency: $f_s = 1\text{MHz}$
- $V_{ref} = 1.8\text{V}$
- $I_{out} = 0$ to 5A
- $V_g = 5\text{V}$
- $L = 1\ \mu\text{H}$
- $R_L = 30\text{ m}\Omega$
- $C = 200\ \mu\text{F}$
- $R_{esr} = 0.8\text{ m}\Omega$
- $V_M = 1\text{V}$
- $H = 1$

Point-of-Load Synchronous Buck Regulator

For Buck: \downarrow
 $\frac{V}{V_g} = M(D) = D$
 $D = \frac{1.8}{5} \approx 0.36$
 Fact > 0.36

Assume G_c such that $T(s)$ has $\left\{ \begin{array}{l} \text{large } \phi_m \\ \text{large } T_{011} \\ \text{large } f_c \end{array} \right.$

Buck Averaged Small-Signal Model

Pair of poles:

$$f_o = \frac{1}{2\pi\sqrt{LC}} = 11\text{ kHz}$$

$$Q_{loss} = \frac{\sqrt{L/C}}{R_{esr} + R_L} = 2.3 \rightarrow 7.2\text{ dB} \quad Q_{load} = \frac{R}{\sqrt{L/C}} > 5$$

$$Q = Q_{loss} \parallel Q_{load} = \frac{Q_{loss} Q_{load}}{Q_{loss} + Q_{load}} < 2.3 \rightarrow 7.2\text{ dB}$$

Low-frequency gain (including PWM gain):


$$G_{vdo} \frac{1}{V_M} = 5 \rightarrow 14\text{ dB}$$

ESR zero:

$$f_{esr} = \frac{1}{2\pi C R_{esr}} = 1\text{ MHz}$$

Transfer function: $G_{vd}(s) = \frac{\hat{v}_o}{\hat{d}}$
 $G_{vd}(s) = V_g \frac{1 + \frac{s}{\omega_{esr}}}{1 + \frac{1}{Q} \frac{s}{\omega_o} + \left(\frac{s}{\omega_o}\right)^2}$

Uncompensated loop gain T_u




Plot magnitude and phase responses of $T_u(s)$ to plan how to design $G_c(s)$


$T_u =$

\rightarrow If $G_c = k, k \in \mathbb{R}$
 $|T_u| = |T_u G_c| = |T_u k| = |T_u| + |k| \quad k = \frac{1}{T_u} \left(\frac{f_o}{f_c}\right)^2$

Magnitude and phase Bode plots of T_u



Magnitude and phase Bode plots of T_u




Lead (PD) compensator design

1. Choose: $f_c = 100 \text{ kHz}$
 $\theta = \varphi_m = 53^\circ$

2. Compute:

$\rightarrow f_z = f_c \sqrt{\frac{1 - \sin(\theta)}{1 + \sin(\theta)}} = 33 \text{ kHz}$
 $\rightarrow f_p = f_c \sqrt{\frac{1 + \sin(\theta)}{1 - \sin(\theta)}} = 300 \text{ kHz}$



3. Find G_{co} to position the crossover frequency:

$T_{uo} \left(\frac{f_o}{f_c} \right)^2 G_{co} \sqrt{\frac{f_p}{f_z}} = 1$

Magnitude of T_u at f_c Magnitude of G_c at f_c
 $\rightarrow K$ PP to keep f_c

$G_{co} = \frac{1}{T_{uo}} \left(\frac{f_c}{f_o} \right)^2 \sqrt{\frac{f_z}{f_p}} = 5.45 \rightarrow 15 \text{ dB}$

Lead (PD) compensator summary

$$G_c(s) = G_{co} \underbrace{\left(1 + \frac{s}{\omega_z}\right)}_{\text{Lead compensator}} \underbrace{\left(1 + \frac{s}{\omega_{p1}}\right) \left(1 + \frac{s}{\omega_{p2}}\right)}_{\text{HF pole}}$$

$G_{co} = 5.45 \rightarrow 15 \text{ dB}$
 $f_z = 33 \text{ kHz}$
 $f_{p1} = 300 \text{ kHz}$
 $f_c = 100 \text{ kHz} \quad (=1/10 \text{ of } f_s)$

Practical limitation


High-frequency gain of the lead compensator: $G_{co} f_{p1} / f_z = 49$ (34 dB)

Added high-frequency pole: $f_{p2} = 1 \text{ MHz}$ ($= f_{esr} = f_s$ in this example)

Practical implementation would require an op-amp with a gain bandwidth product (GBW) of at least $49 * f_{p2} = 49 \text{ MHz}$

K & lead


Loop gain with lead (PD) compensator



Add lag (PI) compensator

$$G_c(s) = G_{c\infty} \left(1 + \frac{\omega_L}{s} \right)$$


Improves low-frequency loop gain and regulation




Choose $10f_L < f_c$ so that phase margin stays approximately the same: $f_L = 8 \text{ kHz}$

Keep the same cross-over frequency: $G_{c\infty} = G_{co} = G_{cm} = 5.45 \rightarrow 15 \text{ dB}$

Adding PI Compensator




Complete analog PID compensator: summary




Crossover frequency: $f_c = 100 \text{ kHz}$ ($=1/10$ of f_s)

Phase margin: $\phi_m = 53^\circ$


Magnitude and phase Bode plots of T



Verification: exact loop gain magnitude and phase responses (MATLAB)



Analog PID compensator implementation



Design equations (approximate)

$$G_c(s) = G_{cm} \frac{\left(1 + \frac{\omega_L}{s}\right) \left(1 + \frac{s}{\omega_z}\right)}{\left(1 + \frac{s}{\omega_{p1}}\right) \left(1 + \frac{s}{\omega_{p2}}\right)}$$

$$\omega_L \ll \omega_z \ll \omega_{p1} \ll \omega_{p2}$$

$$G_{cm} = \frac{R_2}{R_1} \quad f_L = \frac{1}{2\pi R_2 C_2}$$

$$f_z = \frac{1}{2\pi(R_1 + R_4)C_4} \quad f_{p1} = \frac{1}{2\pi R_4 C_4}$$

$$f_{p2} = \frac{1}{2\pi R_2 C_3}$$

Verification of closed-loop responses

Closed-loop reference-to-output response

Closed-loop transfer function from \hat{v}_{ref} to $\hat{v}(s)$ is:


$$\left. \frac{\hat{v}(s)}{\hat{v}_{ref}(s)} \right|_{\substack{v_g=0 \\ i_{load}=0}} = \frac{1}{H(s)} \frac{T(s)}{1+T(s)}$$

Closed-loop output impedance


$$\left. \frac{\hat{v}(s)}{-\hat{i}_{load}(s)} \right|_{\substack{v_{ref}=0 \\ v_g=0}} = \frac{Z_{out}(s)}{1+T(s)}$$

and step-load transient response


Construction of closed-loop $T/(1+T)$ response




Closed-loop reference-to-output response



Small-signal step-reference response




Small-signal step-reference response



Output impedance


Synchronous buck open-loop output impedance




$$Z_{out}(s) = \left(R_{esr} + \frac{1}{sC} \right) \parallel (R_L + sL)$$

- $L = 1 \mu\text{H}$
- $R_L = 30 \text{ m}\Omega$
- $C = 200 \mu\text{F}$
- $R_{esr} = 0.8 \text{ m}\Omega$


Open-loop output impedance: algebra on the graph




Construction of $1/(1+T)$




Construction of closed-loop output impedance




Closed-loop output impedance $Z_{out,CL}$



Verification: closed-loop output impedance



Step-load transient responses



Step-load transient responses

