


Half Bridge Isolated Buck



- Replace transistors Q_3 and Q_4 with large capacitors
- Voltage at capacitor centerpoint is $0.5V_g$
- $v_s(t)$ is reduced by a factor of two
- $M = 0.5 nD$


Fundamentals of Power Electronics

43

Chapter 6: Converter circuits

THE UNIVERSITY OF
TENNESSEE
KNOXVILLE

Push Pull Converter



$$V = nDV_g \quad 0 \leq D \leq 1$$


Fundamentals of Power Electronics

56

Chapter 6: Converter circuits

THE UNIVERSITY OF
TENNESSEE
KNOXVILLE

6.3.2 Forward Converter



- Buck-derived transformer-isolated converter
- Single-transistor and two-transistor versions
- Maximum duty cycle is limited
- Transformer is reset while transistor is off


Fundamentals of Power Electronics

44

Chapter 6: Converter circuits



Subinterval 1




Fundamentals of Power Electronics

47

Chapter 6: Converter circuits




Subinterval 2




THE UNIVERSITY OF
TENNESSEE 
KNOXVILLE

Subinterval 3



THE UNIVERSITY OF
TENNESSEE 
KNOXVILLE

Forward Waveforms



$$\langle N_2 \rangle = \phi = D \frac{V_g}{n_1} - V$$

$$M = \frac{V}{V_g} = D \frac{n_2}{n_1}$$

$$\langle N_1 \rangle = \phi = D \frac{V_g}{n_1} - D_2 \frac{V_g}{n_1} \frac{n_2}{n_3}$$

$$D_2 = D \frac{n_2}{n_1}$$

Constraint:


$$D + D_2 + D_3 \leq 1$$

$$1 - D - D_2 \geq \phi \rightarrow$$

$$1 - D - D \frac{n_2}{n_1} \geq \phi$$

$$1 - D \left(1 + \frac{n_2}{n_1}\right) \geq \phi \rightarrow$$

$$D \leq \frac{1}{1 + \frac{n_2}{n_1}}$$



THE UNIVERSITY OF
TENNESSEE
KNOXVILLE



Transformer Saturation When D>0.5

magnetizing current waveforms,
for $n_1 = n_2$

$$D \leq \frac{1}{1 + \frac{n_2}{n_1}}$$

tradeoff


$$V_{g1,ph} = \sqrt{g} \left(1 + \frac{n_2}{n_1}\right)$$



THE UNIVERSITY OF
TENNESSEE
KNOXVILLE

Two-Transistor Forward Converter

Q_1 & Q_2 operated synchronously



$$V = nDV_g$$

$$D \leq \frac{1}{2}$$

$$\max(v_{Q1}) = \max(v_{Q2}) = V_g$$