

Simulation Modeling




Circuit Simulation

- LTSpice
 - Other tools accepted, but not supported
- Choose model type (switching, averaged, dynamic)
- Supplement analytical work rather than repeating it
- Show results which clearly demonstrate what matches and what does not with respect to experiments (i.e. ringing, slopes, etc.)



LTS spice Modeling Examples




- Example files added to course materials page
 - Custom model
 - VDMOS model
 - Manufacturer Model



Custom Transistor Model


```
.model myD D(n=.001)
.model mySw SW(Ron=10m Roff=1G Von=1 Voff = .5 )
```



VDMOS Model

Name	Description	Units	Default	Example
Vto	Threshold voltage	V	0	1.0
Kp	Transconductance parameter	A/V ²	1.	.5
Phi	Surface inversion potential	V	0.6	0.65
Lambda	Channel-length modulation	1/V	0.	0.02
mtriode	Conductance multiplier in triode region (allows independent fit of triode and saturation regions)	-	1.	2.
subthres	Current (per volt Vds) to switch from square law to exponential subthreshold conduction	A/V	0.	1n
BV	Vds breakdown voltage	V	Infin.	40
IBV	Current at Vds=BV	A	100pA	1u
NBV	Vds breakdown emission coefficient	-	1.	10
Rd	Drain ohmic resistance	Ω	0.	1.
Rs	Source ohmic resistance	Ω	0.	1.
Rg	Gate ohmic resistance	Ω	0.	2.
Rds	Drain-source shunt resistance	Ω	Infin.	10Meg
Rb	Body diode ohmic resistance	Ω	0.	.5
Cio	Zero-bias body diode	F	0.	1n

```
.model myMOS VDMOS(nchan Rg=3 Rd=14m Rs=10m Vto=-.8 Kp=32
+ Cgdmax=.5n Cgdmin=.07n Cgs=.9n Cjo=.26n Is=26p Rb=17m)
```



- Note: any other parameters ignored
 - E.g. ron = 3m Qg = 1n mfg = Infineon


http://ltwiki.org/LTspiceHelp/LTspiceHelp/M_MOSFET.htm




Manufacturer Device Model


- Text-only netlist model of device including additional parasitics and temperature effects
- May slow or stop simulation if timestep and accuracy are not adjusted appropriately

Full Switching Simulation



Full Switching Simulation



[Experiment 2](#)[Experiment 3](#)[Experiment Procedure](#)[Prelab Assignment](#)[Experiment 3 Procedure](#)[Experiment 3 Components](#)[Contents of the Experiment 3 Parts Kit](#)[Contents of the Magnetics Library](#)[Breakout Board Schematics and Layout \(pdf\)](#)[Breakout Board Schematics and PCB Layout \(Altium\)](#)[Reference Materials](#)[Designing Bootstrap Networks](#)[Power Converter Layout](#)[Reduction of Ringing in Power Converters \(TI App. Note\)](#)[RMS Values of Commonly Observed Waveforms](#)[LTSpice Example Files](#)[Examples of power semiconductor modeling using custom or manufacturer models](#)[Example Switching and Averaged Boost LTSpice Models](#)[Magnetics Design](#)[Filter Inductor Design Notes](#)[Kg Method Step-by-Step](#)[Kgfe Method Step-by-Step](#)[Overview of Empirical Core Loss Calculation Techniques](#)[Overview of Empirical State of Core Loss Prediction](#)[Magnetics Design Tables](#)[AWG Chart](#)[Experiment 4](#)**Available on Exp 3 Webpage**

Full Switching Model


- Gives valuable insight into circuit operation
 - Understand expected waveforms
 - Identify discrepancies between predicted and experimental operation
- Slow to simulate; significant high frequency content
- Cannot perform AC analysis

Averaged Switch Modeling: Motivation

- A *large-signal, nonlinear* model of converter is difficult for hand analysis, but well suited to simulation across a wide range of operating points
- Want an *averaged* model to speed up simulation speed
- Also allows linearization (AC analysis) for control design





Nonlinear, Averaged Circuit



$$L \frac{d\langle i_L \rangle}{dt} = \langle v_{bat} \rangle - (1-d)\langle v_{bus} \rangle$$


$$C \frac{d\langle v_{bus} \rangle}{dt} = (1-d)\langle i_L \rangle - \langle i_{bus} \rangle$$

Implementation in LTSpice




THE UNIVERSITY OF
TENNESSEE 
KNOXVILLE

Averaged Switch Model



THE UNIVERSITY OF
TENNESSEE 
KNOXVILLE

Averaged Model With Losses




What known error(s) will be present in loss predictions with this model?



Experiment 4

Experiment 4: Closed-Loop Boost

Experiment 3: Open Loop




Experiment 4: Closed Loop




THE UNIVERSITY OF
TENNESSEE
KNOXVILLE

Current Control




THE UNIVERSITY OF
TENNESSEE
KNOXVILLE

Averaged vs CPM




THE UNIVERSITY OF
TENNESSEE 
KNOXVILLE

Current Programmed Control (CPM)




THE UNIVERSITY OF
TENNESSEE 
KNOXVILLE

CPM Voltage Loop




The peak transistor current replaces the duty cycle as the converter control input.



Current Programmed Control

- Covered in Ch. 12 of *Fundamentals of Power Electronics*
- Advantages of current programmed control:
 - Simpler dynamics —inductor pole is moved to high frequency
 - Simple robust output voltage control, with large phase margin, can be obtained without use of compensator lead networks
 - Transistor failures due to excessive current can be prevented simply by limiting $i_c(t)$
 - It is always necessary to sense the transistor current, to protect against overcurrent failures
 - Transformer saturation problems in bridge or push-pull converters can be mitigated
- A disadvantage: susceptibility to noise

A Simple First-Order Model




The First-Order Approximation

$$\langle i_L(t) \rangle_{T_s} = i_c(t)$$


- Neglects switching ripple
- Yields physical insight and simple first-order model
- Accurate when converter operates well into CCM (so that switching ripple is small)
- Accurate when artificial ramp (discussed later) is small
- Resulting small-signal relation:

$$i_L(s) \approx i_c(s)$$


Averaged Modeling



Large-Signal Nonlinear Model




Implementation in LTSpice




THE UNIVERSITY OF
TENNESSEE
KNOXVILLE 

**Averaged,
Small-Signal
Model**



THE UNIVERSITY OF
TENNESSEE
KNOXVILLE 

Boost CCM CPM Small-Signal Model



CPM Transfer Functions





Fig. 12.28 Comparison of CPM control with duty-cycle control, for the control-to-output frequency response of the buck converter example.




Voltage Control



CPM Oscillations for D>0.5

- The current programmed controller is inherently unstable for $D > 0.5$, regardless of the converter topology
- Controller can be stabilized by addition of an artificial ramp

Inductor Current Waveform in CCM



Inductor current slopes m_1 and $-m_2$

buck converter

$$m_1 = \frac{v_g - v}{L} \quad -m_2 = -\frac{v}{L}$$


boost converter

$$m_1 = \frac{v_g}{L} \quad -m_2 = \frac{v_g - v}{L}$$


buck-boost converter

$$m_1 = \frac{v_g}{L} \quad -m_2 = \frac{v}{L}$$

Introducing a Perturbation




Change in Inductor Current Over T_s




Example: Unstable operation for $D=0.6$

$$\alpha = -\frac{D}{D'} = \left(-\frac{0.6}{0.4}\right) = -1.5$$




Example: Stable operation for $D=1/3$

$$\alpha = -\frac{D}{D'} = \left(-\frac{1/3}{2/3}\right) = -0.5$$



Stabilization Through Artificial Ramp



Now, transistor switches off when

$$i_a(dT_s) + i_L(dT_s) = i_c$$

or,

$$i_L(dT_s) = i_c - i_a(dT_s)$$

Final Value of Inductor Current

First subinterval:

$$\hat{i}_L(0) = -\hat{d}T_s (m_1 + m_a)$$

Second subinterval:

$$\hat{i}_L(T_s) = -\hat{d}T_s (m_a - m_2)$$

Net change over one switching period:

$$\hat{i}_L(T_s) = \hat{i}_L(0) \left(-\frac{m_2 - m_a}{m_1 + m_a} \right)$$

After n switching periods:

$$\hat{i}_L(nT_s) = \hat{i}_L((n-1)T_s) \left(-\frac{m_2 - m_a}{m_1 + m_a} \right) = \hat{i}_L(0) \left(-\frac{m_2 - m_a}{m_1 + m_a} \right)^n = \hat{i}_L(0) \alpha^n$$


Characteristic value:

$$\alpha = -\frac{m_2 - m_a}{m_1 + m_a}$$

$$|\hat{i}_L(nT_s)| \rightarrow \begin{cases} 0 & \text{when } |\alpha| < 1 \\ \infty & \text{when } |\alpha| > 1 \end{cases}$$

Artificial Ramp: Additional Notes

- For stability, require $|\alpha| < 1$
- Common choices:
 - $m_a = 0.5 m_2$ (stable for all duty cycles)
 - $m_a = m_2$ (deadbeat)
- Artificial ramp decreases sensitivity to noise



THE UNIVERSITY OF
TENNESSEE 
KNOXVILLE

More Accurate Models

- The simple models of the previous section yield insight into the low-frequency behavior of CPM converters
- Unfortunately, they do not always predict everything that we need to know:
 - Line-to-output transfer function of the buck converter
 - Dynamics at frequencies approaching f_s
- More accurate model accounts for nonideal operation of current mode controller built-in feedback loop
- Converter duty-cycle-controlled model, plus block diagram that accurately models equations of current mode controller
- See Section 12.3 for additional info

THE UNIVERSITY OF
TENNESSEE 
KNOXVILLE

More Accurate Model

- Simple model assumes $i_L = i_c$ always
- Accounting for ripple, and artificial ramp weakens this approximation
- Using sampled data modeling

$$\frac{\hat{i}_L}{\hat{i}_C} = \frac{1}{1 + \frac{1}{Q_s} \left(\frac{s}{2\pi f_s/2} \right) + \left(\frac{s}{2\pi f_s/2} \right)^2}$$

Where

$$Q_s = \frac{2}{\pi \left(\frac{2}{1-\alpha} - 1 \right)}$$

F. Dong Tan and R. D. Middlebrook, "A Unified Model for Current Programmed Converters," IEEE Transactions on Power Electronics, vol. 10, no. 4, July 1995.



Note: Comparison to Datasheet

Application Information (continued)




Figure 30. Effect of Initial Perturbation when $dl_1/dl_0 < -1$

dl_1/dl_0 can be calculated as:

$$\frac{dl_1}{dl_0} = 1 - \frac{1}{K}$$

(19)

The relationship between dl_1/dl_0 and K factor is illustrated in the graphic below.





Figure 31. dl_1/dl_0 vs K Factor

The absolute minimum value of K is 0.5. When $K < 0.5$, the amplitude of dl_1 is greater than the amplitude of dl_0 and any initial perturbation results in sub-harmonic oscillation. If $K = 1$, any initial perturbation will be removed in one switching cycle. This is known as one-cycle damping. When $-1 < dl_1/dl_0 < 0$, any initial perturbation will be under-damped. Any perturbation will be over-damped when $0 < dl_1/dl_0 < 1$.



Application to Experiment 4






- Complex switching controller
- **Read** the datasheet first





Startup: Switching




Startup: No Switching




Short-Circuit: Switching




Short-Circuit: No Switching




LM5121: Functionality






THE UNIVERSITY OF
TENNESSEE
KNOXVILLE 



THE UNIVERSITY OF
TENNESSEE
KNOXVILLE 

Internal Functional Model in LTSpice




- Accuracy/functionality not guaranteed
- Used for insight only




In-Circuit Simulation

```
.model mysw sw(Von=3 Voff=2 Ron=.1 Roff = 1Meg)
.model myMOS VDMOS(Rg=1 Vto=4.5 Rd=14m Rs=10m Rb=17m Kp=30 Cgdmax=.5p Cgdmin=.05n Cgs=.2n Cjo=.03p Is=.88p)
```




Sim Results





THE UNIVERSITY OF
TENNESSEE
KNOXVILLE

A Tip: Debug Internal of Subcircuit



THE UNIVERSITY OF
TENNESSEE
KNOXVILLE


Experiment 4: Gate Driver Selection



Experiment 4: Closing the Loop

- Closed-loop operation in steps
 1. Open-loop operation with LM5121 modulator
 - Requires “tricking” LM5121
 2. Closed-loop current regulation
 3. Closed-loop voltage and current regulation

Open-Loop Operation



Setting the Electronic Load

