

Gerber Setup			? ×	
General Layers Drill Drawing Aperture Layers To Plot Extension GTD GTP GTS GTL GP1 GP2 GBL GBS	es Advanced Layer Name Plot Mir Top Overlay ♥ Top Paste Top Solder ♥ Top Layer ♥ POWER GROUND Bottom Layer ♥ Bottom Solder ♥	Mechanical Layers(s) to Layer Name Mechanical Mechanical Whe the s char NC E	en outputti six layers sl oges need to Drill file set	ng Gerber files, make sure hown here are selected. No to be made to the default tings
GBP GB0 GM2 GM15 GK0 GPT GPB Plot Layers ▼ Mirror Layers ▼	Bottom Paste	layer pads		
		ОК	Cancel	

Both the gerber and NC drill file outputs will generate a CAMtastic file in Altium. These are not used and do not need to be saved.

Altium Designer Summer 09 - CAMtastic1.Cam *	- Free Documents. Licensed to Utah State University. Not signed in.
DXP <u>F</u> ile <u>E</u> dit <u>V</u> iew <u>P</u> lace <u>T</u> ools Ro	<u>u</u> t Anal <u>y</u> sis T <u>a</u> bles <u>M</u> acro <u>R</u> eports <u>W</u> indow <u>H</u> elp
🗋 💕 🛃 🎒 🛕 🧇 🔍 🔍 🔍 🔍 🖱	🔏 🖻 🕲 🧧 🕒 📇 🧶 🗐 🔿 + 👯 + 🔜 + 🚼 + 🗮 +
Projects 🗸 🖉 🗙	BedMatrixDisplay.PCBD0C E CAMtastic1.Cam *
Workspace1.DsnWrk	
Project	
• File View O Structure Editor	
🗆 💼 LedMatrixDisplay.PrjPCB * 👔	
Source Documents LedMatrixDisplay.SCHDOC	
Eight_5x7.SCHDOC	Both the certain and NC drill file outputs will concrete a CAMtestic file in
	Both the gerber and NC unit the outputs will generate a CAlvitastic the in
FPGA_U1_Manual.SchDoc	Altium These are not used: you can close them without saving
	Autum. These are not used, you can close them without saving
🔛 LedMatrixDisplay.PCBDOC	
Elibraries	
⊕ Generated ■ All odMatrix PriEpg	
Files Projects Navigator CAMtastic	

Designer Summer 09 + Examples + Reference Designs + LedMatrixDisplay + Out +

👻 🍫 🛛 Search Out

Navigate to your working directory and add the NC drill file
(.DRL) and the six gerber files to a .zip archive. You may also
include the aperature data file (.apr) though this should not
be necessary if the NC drill options aren't changed.

- - X

Q

LedMatrixDisplay.GBO	4/6/2013 10:00 PM	CAMtastic Botto	27 KB
🖬 LedMatrixDisplay.GBS	4/6/2013 10:00 PM	CAMtastic Botto	20 KB
🖬 LedMatrixDisplay.GTL	4/6/2013 10:00 PM	CAMtastic Top La	91 KB
LedMatrixDisplay.GTO	4/6/2013 10:00 PM	CAMtastic Top Ov	38 KB
LedMatrixDisplay.GTS	4/6/2013 10:00 PM	CAMtastic Top So	23 KB
LedMatrixDisplay.LDP	4/6/2013 9:59 PM	LDP File	1 KB
LedMatrixDisplay.REP	4/6/2013 10:00 PM	Report File	3 KB
LedMatrixDisplay.RUL	4/6/2013 10:00 PM	RUL File	1 KB
LedMatrixDisplay.TXT	4/6/2013 9:59 PM	Text Document	9 KB
LedMatrixDisplay-macro.APR_LIB	4/6/2013 10:00 PM	APR_LIB File	0 KB
Status Report Txt	4/6/2013 10:00 PM	Text Document	1 KB

selected Date modified: 4/6/2013 10:00 PM Size: 270 KB Date created: 4/6/2013 9:59 PM

New folder

FabOutputs.zip

LedMatrixDisplay.DRL
LedMatrixDisplay.DRR

LedMatrixDisplay.EXTREP LedMatrixDisplay.GBL

Name





With Facilities Located in Aurora, CO, Tempe, AZ, & Maple Grove, MN



FreeDFM Quote Specifications

File IDentification And General Information

It is very important that you identify your files accurately. The primary reason for delayed or undelivered results would be that our automated systems can not readily identify the contents of your zip file or that a key piece of fabrication or design information is missing.

Click Here to see a table of package extensions and naming conventions.

Design File Information

* Please take a few moments to help us identify your files.

File Name:

LedMatrixDisplay.apr

LedMatrixDisplay.DRL

LedMatrixDisplay.GBL

LedMatrixDisplay.GBO

LedMatrixDisplay.GBS

LedMatrixDisplay.GTL

. .

LedMatrixDisplay.GTO LedMatrixDisplay.GTS

File Content:	
Drawing/Other	•
NC Drill	•
Bottom Copper	
Bottom Silkscreen	
Bottom Soldermask	
Top Copper	•
Top Silkscreen	•
Ton Soldermask	-

Make sure all files are identified correctly. In most cases, all files except the NC drill file are identified automatically. You may need to select the appropriate designation for each file from the pulldown menus – the correct designations are shown here

In an effort to streamline the submission process for our FreeDFM service we have attempted to pre-identify the uploaded files using their file names. This is based on the standard naming conventions of most EDA software packages and may not always be correct. In addition to identifying any files that display "Select File Type" please confirm the proper identification of those files already identified by our system. Having all files correctly identified is critical to the proper processing thru FreeDFM and production; this will insure that you receive accurate FreeDFM results and that your board order will be fabricated correctly. As we are always striving for continuous improvement we would appreciate your feedback regarding files that were incorrectly identified or not identified (freedfm@4pcb.com).

Please enter your contact information below:

Company Name:	Utah State Univ	ersity		Phone:	1234567890			
First Name:	Your		La	st Name:	Name			
I IEmail 1:	vouremailhere@usu.edu							
Please enter yo	ur quote specs	and attrib	utes below:					
<u>Part#</u> T	est1	Revision #	2		Layer Count	2		
X Dimension X	(dim	Y Dimens	ion Ydim		<u>Array</u>			
<u>Array X Dim</u>		Array Y D	m		<u>Array Up</u>			
Tab-Rout?		Scoring?						
Material Type	FR4		Fill out the	he info	rmation f	or your board	at the k	ottom of the
Finish Thickness	0.062" 💌	<u>Finish P</u>	page. Th	ne field	s in the b	lue dashed bo	xes her	e are the only
Soldermask Sides	Both Sides 💌	<u>Solderm</u>	ones tha	t need	to be edi	ted.		
Silkscreen Sides	Both Sides 💌	<u>Silkscre</u>	• Enter	vourp	ersonal c	ontact info in [·]	the top.	
Certifications &	IPC Class 2	- (• Part#	and Re	wision# c	an he whateve	ar vou li	ko
Qualifications:	AS9100?						u you n	NC .
Vias:	Blind/Buried Via	as? None	• Layer	Count		2		• • • •
Microvias? Non	e		• Enter	the X a	and Y dim	ensions of the	e PCB (Ir	i inches)
	Soldermas	<u>k Plugged</u>	• Solde	rmask	and Silkso	reen should b	e "Both	Sides"
Additional	Controlled [<u>Dielectric?</u>	• Select	t "No"	for ITAR			
Aundules.	Controlled I Detect Slots	mpedance 2	Afterwar	ds, clic	k submit	and wait for t	he resul	ts to be e-
	Plated Edg	<u>es?</u> (Pricin	mailed to	, the a	ddress vo	uspecified		
	Counterbor	<u>es?</u> #Pla				u speemeu		
	Countersink	<u>ts?</u> #Plat	ed #	Non-Plate	d			
	Castellated	Holes?	/lin. Castellated	l Hole Size				
Quantities:	5 10	50 15	50 <u>I</u>	<u>tar</u> 🔿 Ye	es 🔍 No			

Contact Us

AC Terms and Conditions

Thanks for uploading your files to FreeDFM.com pcb file results to be emailed to you from

This page confirms your submission. Results take approximately 30 minutes, but may take longer if issues are encountered that the system cannot solve automatically

If you do not get an email from us with your FreeDFM results, please feel free to email us at **freedfm@4pcb.com** or call us at **1-800-979-4722 ext. 1666**. We are here to take your call Monday-Friday 7:00 AM - 7:00 PM MT. You may upload your files to FreeDFM.com 24 Hours a Day, 7 Days a Week.

FreeDFM Quote Info:

Your FreeDFM Quote # is: 3508975 Your FreeDFM Part # is: Test1

Upload Date and Time: 4/6/2013 10:13:33 PM

Note: Please retain the above information for your records and tracking purposes.

FreeDFM Board Specifications:

Material Type:	FR4	Layer Count:	2
Finish Plating:	Lead Free Solder	Material Thickness:	0.062"
X Dimension:	1"	Y Dimension:	2"
Outer Copper Wt:	1 oz	Inner Copper Wt:	None
Castellated Holes:	No	Min. Castellated Hole Size:	0
Solder Mask Sides:	Both Sides	Solder Mask Color:	Green
Silkscreen Sides:	Both Sides	Silkscreen Color:	White
Tab Route:	No	Scoring:	No
Plated Slots:	No	Plated Edges:	No
Controlled Impedance:	No	Controlled Dielectric:	No
Gold Fingers:	None	ITAR:	No
CounterSink:	No	CounterBore:	No
# Plated CounterSinks:	0	# Plated CounterBores:	0
# Non-Plated CounterSinks:	0	# Non-Plated CounterBores:	0
Certification:	IPC Class 2	AS9100:	No
Via-In-Pad:	None	Blind/Buried Vias:	None
Microvias:	None	Soldermask Plugged Vias:	No

Receive 50 Dollars off your PCB order from FreeE DFM50

Your Advanced Circuits quote number is: 035074

Click to view Quote for design Assemblyzip: https:/ freedfm/0019771103507424/quote.aspx You will receive an e-mail from <u>results@4pcb.com</u> with the DFM results. Though some of this information may be useful for other purposes, we are primarily concerned with the DFM results, so click this link

Click to view PLOTS for design Assemblyzip: <u>https://www.freedfm.com/</u> freedfm/0019771103507424/results/plots.htm

Click to view DFM results for design Assemblyzip: <u>https://www.freedfm.com/</u> freedfm/0019771103507424/results/summary2.htm

Click here for a callback from our CAM department: <u>https://www.freedfm.com/</u> callback.htm

We need your feedback to improve. Click here for a quick survey: https://www.freedfm.com/feedback.htm

Interactive html page for design Assemblyzip: <u>https://www.freedfm.com/</u> freedfm/0019771103507424/FreeDFM-v2.0/freeDFM.html

Multilayer pdf output results for design Assemblyzip: <u>https://www.freedfm.com/</u> freedfm/0019771103507424/FreeDFM-v2.0/freeDFM.pdf

Advanced Circuits FreeDFM

1-800-979-4722 Ext 1666

Mon - Fri 7am to 7pm MT

Confidentiality Notice: This e-mail and any attachments are intended only for the use of those to whom it is addressed and may contain information that is confidential and prohibited from further disclosure under law. If you have received

this e-mail in error, its review, use, retention and-or distribution is strictly.

To be manufactured, you board must have no "Show Stoppers". If these errors are present, you can click on the links to view examples of where they found the violations you will need to correct these, then resubmit your updated files.



Show Stoppers

We Found None!

Problems Automatically Fixed	
Insufficient Soldermask Clearance (680 violations)	<u>12345</u>
Insufficient SMT Soldermask Clearance (336 violations)	<u>12345</u>

Automatically fixed problems won't keep your board from being manufactured, but you may want to modify them in any case.

