




High Side Signal Ground




- Gate driver chip must implement v_{gs} waveforms
- Issue: source of Q_2 is not grounded

Generating Floating Supply






- Isolated supplies sometimes used; Isolated DC-DC, batteries
- Bootstrap concept: capacitor can be charged when V_s is low, then switched


UCC27211a Internal Diagram



Cascaded Bootstrapping




Direct Drive



Easiest high-side application the MOSFET and can be driven directly by the PWM controller or by a ground referenced driver, but it must meet two conditions, as follows:


$$V_{cc} < V_{GS,MAX} \text{ and } V_{DC} < V_{cc} - V_{GS,Miller}$$

Floating Supply Gate Drive




Cost impact of isolated supply is significant. Opto-coupler tends to be relatively expensive, limited in bandwidth, and noise sensitive.

Transformer Coupled Drive




Gives full gate control for an indefinite period of time, but is somewhat limited in switching performance. This can be improved with added complexity.

Charge Pump Drive



The turn-on times tend to be long for switching applications. Inefficiencies in the voltage multiplication circuit may require more than low stages of pumping.


Bootstrap Drive




Simple and inexpensive with limitations; such as, the duty cycle and on-time are both constrained by the need to refresh the bootstrap capacitor. Requires level shift, with the associated difficulties.

Half Bridge Loop Inductance


Parasitic inductances of input loop explicitly shown:




Even better: minimize area of the high frequency loop, thereby minimizing its inductance




Addition of bypass capacitor confines the pulsating current to a smaller loop:







high frequency currents are shunted through capacitor instead of input source



Bridge Layout




Effect of Loop Inductance




D Reusch, "Optimizing PCB Layout"

Half Bridge Layout: Another Example



Lateral




Vertical

“Optimal”

D. Reusch & J Strydom, “Understanding the Effect of PCB Layout on Circuit Performance in a High-Frequency Gallium-Nitride-Based Point of Load Converter”



Layout Impact Measurements



- Smallest Loop Area results in
 - Smaller overvoltage
 - Lower switching loss


Sinusoidal Analysis (Ch 19)

(Fundamental Harmonic Analyzers)




even more fundamental dominated
due to \sim bandpass characteristics of
the tenth

Fundamentals of Pur Elec (2nd)
Ch 22 in 33rd Ed.




will lose exact ZVS information
- can check current polarity for possible ZVS




E_{in} e.g. for SRC $Z_{in} = \underbrace{sL_r + \frac{1}{sC}}_{\approx R_{eq}} + \underbrace{\left(\frac{Z_{rec}}{n^2} \right)}_{\approx R_{eq}}$

Sinusoidal Analysis: Comments

- Generally most accurate when operating near resonance with a high Q
- Effective quality factor Q_e depends not only on resonant tank, but also on loading
- Analysis neglects switching intervals; can only predict where ZVS cannot be obtained



AC Link Waveforms



$v_p(t)$ → full/actual signal



$v_{p_1}(t)$ → fundamental Harmonic



$$\sqrt{p_1} \cos(\omega_s t + \phi_{v_p})$$