



Turn-off



Turn-Off (Drain Dominated)

Add "large" C_{ds}



Gate- vs. Drain-Limited Switching


Drain-limited turn-off

Ideal: FET shuts off before V_{ds} rises significantly

$$\frac{dV_{ds}}{dt} = \frac{I_c}{C_{oss}}$$

$$\frac{I_g}{C_{gd}} \gg \frac{I_c}{C_{oss}}$$

for \approx zero P_{ov} loss during turn-off




$$V_{ds} = V_{gs} + V_{dg}$$

If clamped miller plateau



$$\frac{dV_{ds}}{dt} = \frac{dV_{gs}}{dt} + \frac{dV_{dg}}{dt}$$

$$\frac{dV_{ds}}{dt} = \frac{I_g}{C_{gd}}$$


Simulation Results: C_{ds} Sweep



Turn-on: C_{ds} Sweep



Turn-on: C_{ds} Sweep



Limitations on Switching Speed



From Pdv analysis @ both turn-on & turn-off want maximum I_g & sw speed

Limits:



(1) $\frac{V_{gs(max)}}{R_{gs}} \rightarrow$ Max possible I_g current

(2) overshoot / ringing / EMI

(3) Cross-talk



Switching Waveforms



Switching Losses in a Half Bridge

