

Course Info

- Course focuses on design and modeling of “high frequency” power electronics
 - Course website: <http://web.eecs.utk.edu/~dcostine/ECE581>
 - Goal of course is understanding of motivations and issues with high frequency power electronics; analysis and design techniques; applications
- Prerequisites: undergraduate Circuits sequence, Microelectronics, ECE 481 – Power Electronics, or equivalent

Contact Info

- **Instructor:** Daniel Costinett
 - Office: MK504
 - Office Hours: TBD
 - E-mail: Daniel.Costinett@utk.edu
 - Email questions will be answered within 24 hours (excluding weekends)
 - Please use **[ECE 581]** in the subject line

Course Structure

- Course meets MWF 9:10-10:00 am
- Plan to spend ~9 hours per week on course outside of lectures
- Grading:
 - Homework/Lab: 40%
 - One homework per week
 - Assignments due on Fridays unless otherwise noted on course website
 - Homework 1 posted, due Aug 29th
 - Midterm: 25%
 - Tentatively scheduled for early-mid October
 - Final: 35%

Assignments

- Assignments due *at the start of lecture* on the day indicated on the course schedule
- All assignments submitted through canvas
 - <https://utk.instructure.com/courses/231925>
- No late work will be accepted except in cases of documented medical emergencies
- Collaboration is encouraged on all assignments except exams;
Turn in your own work
- All work to be turned in through canvas

Textbook and Materials

- The textbook

R.Erickson, D.Maksimovic, *Fundamentals of Power Electronics*, Springer 2001

will cover some of chapters 19-20 and reference materials from prior chapters. The textbook is available on-line from campus network. Purchase is not required for this course.

- MATLAB/Simulink, LTSpice will be used; All installed in on-campus labs, free, available through apps@UT, or on EECS servers
- Lecture slides and notes, additional course materials, homework, due dates , etc. posted on the course website
- Additional information on course website

Course Website

ECE 481

[Home](#)

[Schedule](#)

[Materials](#)

[Assignments](#)

[Syllabus](#)

ECE 481: Power Electronics

Course Schedule

Updated 08:21 August 19, 2024. Tentative lecture schedule, including links to lecture slides and notes, and links to assignments. The schedule is subject to change, please check frequently.

Monday

Wednesday

Friday

L1 - Aug. 19

Syllabus and Course Introduction
Textbook: Chapter 1



L4 - Aug. 26

Cuk Converter Example
Ripple in 2nd Order Filters
Textbook: Chapter Sections 2.4-2.5

L2 - Aug. 21

Volt-Second Balance
Textbook: Chapter Sections 2.1-2.2

L5 - Aug. 28

Equivalent Circuit Modeling
Boost Converter Example
Textbook: Chapter Sections 3.1-3.2

L3 - Aug. 23

Cap Charge Balance
Boost Converter Example
Textbook: Chapter Sections 2.3-2.4

L6 - Aug. 30

Equivalent Circuit Modeling Examples
Textbook: Chapter Sections 3.3-3.4

Homework 1 Due



TiNY BOX CHALLENGE

- Design competition to build and test an optimized dc-dc converter
 - Fall '16 – 60-to-12V, 60W
 - Fall '18 – 48-to-1.2V, 12W
 - Fall '20 – 48-to-12V, 36W
 - Fall '23 – 48-to-1.2V, 12W
- Specs and details TBD
 - Usually ~October-November
 - Usually in groups of 2

Course Topics

- High Frequency Power Conversion
 - Switching losses and device selection
 - Nonlinear device capacitances
 - Resonance in power electronics
 - Soft switching (ZVS and ZCS)
- Resonant Converters
 - State-plane analysis
 - Resonant converter topologies
 - Sinusoidal analysis
 - AC-modeling and frequency modulation
- Non-resonant soft switching converters
 - State-plane analysis
 - Constant frequency control
 - Resonant switches
 - Modeling and Simulation
 - Discrete time models
- Switched capacitor converters
 - SSL and FSL operation
 - Charge vector modeling
 - Soft-charging operation
- Applications and practical issues of high frequency converters

COURSE INTRODUCTION

Introduction

- Why high frequency?
 - Power Density —
 - Control Bandwidth
 - Enabling Applications
- Techniques
 - Devices
 - Control
 - Topologies
 - Passives



8W Dimmable LED Driver




Voltage Regulation Module

Motivating Example



12V/48V Electrical Architecture




AVL UK Expo 2014 / Ulf Stenzel

12

Baseline Design


- Use TI WebBench (webench.ti.com) to get a baseline design



Param	Value
V_g	12 V
V_{out}	48 V
R_{out}	48 Ω
ΔV_{out}	0.1 V

$f_s = 202 kHz$
 $\eta_{pred} = 93\%$

LTSpice Simulation



$$\langle v_L \rangle = \phi = D V_g + D' (V_g - V_{out}) \quad V_g - D' V_{out} \quad V_{out} = \frac{1}{D'} V_g$$

$$\langle i_L \rangle = \phi = D' I_L - \frac{1}{R} V$$

$$P_{out} = \frac{V_{out}^2}{R_{out}} = 48W$$





$$I_{out} = 1A$$

$$I_L = 4A$$


$$2 \Delta i_L = \frac{V_g}{L} DT_s = 1A$$

L	C_{out}	f_s	Diode	η (Sim)
22uH	22uF	202k	Si (FR)	93.9%


48V Analysis



LTSpice Simulation





Switching Transition



$\frac{1.5W}{48W} \approx 3\%$
 11mJ of all losses!

Diode Reverse Recovery



$$P_{rr} = E_{rr} f_s = [Q_{rr} V_{out} + I_L V_{out} t_{rr}] f_s$$

Datasheet RR Characteristics




Fig. 10 - Typical Stored Charge vs. di_F/dt




Fig. 9 - Typical Reverse Recovery Time vs. di_F/dt

$$Q_{rr}, t_{rr} \rightarrow f\left[I_F, \frac{di}{dt}, V_{out}, T_j, \dots\right]$$