




Ideal Switching Waveforms





Synchronous Simulation (L3)



Synchronous Simulation (L3)






Double-Pulse Test




$$C_{\text{off}} = \underline{C_{\text{on, off}}} + C_{\text{on, Q2}}$$

All measurements highly dependent on layout, gate drive implementation, devices, switching scheme, etc.




Capacitive switching loss

ANALYSIS OF NONLINEAR CAPACITANCES



Example Device C_{oss}



C_{oss} is a small-signal measurement

$$\hat{i}_c = C_{oss}(V_{DC}) \frac{d\hat{v}_{as}}{dt}$$

$$\Delta q_c = C_{oss}(V_{DC}) \Delta V_{DC}$$

$$Q \neq C_{oss}(V_{DC}) V_{DC}$$

we care, exclusively, about large-signal behaviours.

Analytical model used in e.g. Spice

$$C_{ds} = \frac{C_{jo}}{\left(1 + \frac{V_{as}}{V_{jo}}\right)^m}, \quad \text{commonly } m = \frac{1}{2}$$

not a good fit for a variety of power FETs


Datasheet Reported Capacitance



IPB60R385CP

13 Typ. capacitances

$C = f(V_{DS}); V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}$



14 Typ. C_{oss} stored energy

$E_{oss} = f(V_{DS})$

