Computer Systems Structure

Illustration of Early Devices

- • Independent of processor
	- Separate circuitry & power
- •Connected by digitals signals

Ward 5

Typical I/O Data Rates (~Year 2000)

 $10⁴$

 $10⁵$

Data Rate (bps)

 $10⁶$

 $10⁷$

 $10⁸$

 $10²$

 $10³$

Input/Output Problems

- Wide variety of peripherals
	- Delivering different amounts of data
	- At different speeds
	- In different formats
- All slower than CPU and RAM

CS 160 **by**

Ward 6

Input/Output Problems

- Wide variety of peripherals
	- Delivering different amounts of data
	- At different speeds
	- In different formats
- All slower than CPU and RAM

Need I/O controllers with interfaces to effectively handle.

CS 160 F 0 U.S. Ward 7

CS 160 **b**

Gigabit Ethernet Graphics display Hard disk Etherne Optical disk **Scanne Laser** printer **Floppy** disk Modem Mous Keyboard

 $10⁶$

Clock(s)

- Ends of connection typically use separate clocks, and controllers manage differences
- Transmission is *self-clocking* if signal encoded in such a way that receiving controller can determine boundary of bits

0 Up and 15

Duplex Technology

• Full-duplex

- Simultaneous, bi-directional transfer
- Example: disk drive supports simultaneous read and write
- Half-duplex
	- Transfer in only one direction at a time
	- Interfaces must negotiate access before transmitting

Illustration of Mutiplexing

• 64 bits of data multiplexed over 16-bit path

Multiplexing and I/O Interfaces

- Multiplexing is used to construct an I/O interface that can transfer arbitrary amounts of data over a fixed number of parallel wires
- Multiplexing hardware divides the data into blocks, and transfers each block independently

Fetch-Store Over a Bus

Width of a Bus

• Fetch

- Place an address on the address lines
- Use control line to signal *fetch* operation
- Wait for control line to indicate *operation complete*

• Store

- Place an address on the address lines
- Place data items on the data lines
- Use control lines to signal *store* operation
- Wait for control line to indicate *operation complete*

• Larger width

- Higher performance
- Higher cost
- Requires more pins
- Smaller width
	- Lower cost
	- Lower performance
	- Requires fewer pins
- •Compromise: multiplex transfers to reduce width

CS 160 **b** $0 \cup$ \blacksquare CS 160 **by** $0 \cup$ Mard 34

Multiplexing

- Reuse lines for multiple purposes
- Extreme case
	- Serial bus has one line
- Typical case
	- Bus has *K* lines
	- Address and data are $\mathcal K$ bits wide

Illustration of Multiplexing on a Bus

- Transfer takes longer with multiplexing
- Controller hardware is more sophisticated

Effect of Bus Multiplexing on Design

- Addresses and data are multiplexed over a bus
- To optimize performance of the hardware, an architect chooses a single size for both data items and addresses

Illustration of Memory Bus

• Address over bus used to activate desired memory unit

CS 160 **b** $0 \cup$ \blacksquare

Control Hardware and Addresses

• Although all interfaces receive all requests that pass across the bus, an interface only responds to requests that contain an address for which the interface has been configured

CS 160 **by**

0 Up and 38

Steps an Interface Takes

Let R be the range of addresses assigned to the memory

Repeat forever { Monitor the bus until a request appears; if (the request specifies an address in R) { respond to the request } else { ignore the request } }

Using Fetch-Store with Devices

- Example
	- Imaginary status light controller
	- Connected to 32-bit bus
	- Contains N separate lights
	- Desired functions are
		- Turn display on
		- Turn display off
		- Set display brightness
		- Turn status light *i* on or off

Example: Meaning Assigned to Addresses

Example: Interpretation of Operations

Unified Memory & Device Addressing

Address Map

- Specifies types of hardware that can be used for different addresses
- Part of bus specification
- Example on the right
	- 16-bit bus
	- Bus can support up to 32,768 bytes
- In a typical computer, the part of the address space available to devices is sparsely populated – only a small percentage of address are used.

CS 160 **b** $\overline{0}$ by $\overline{1}$ and $\overline{4}$ and

Bridge Connecting Two Buses

- •An interconnection device
- Maps range of addresses
- Forwards operations and replies from one bus to the other
- Especially useful for adding an auxiliary bus

```
CS 160 by
```
0 Up and 50

Switching Fabric

- Alternative to bus
	- Bus
		- only one pair of attached units can communicate at any given time
		- Process: (1) obtain exclusive use of bus, (2) transfer data, and (3) release bus
- • Switching fabric connects multiple devices
	- Allows multiple attached units to communicate simultaneously
- •Sender supplies data and destination device
- Fabric delivers data to specified destination

Bridge Address Mapping

 CS 160 E

Input-Output Techniques

Three principle I/O techniques

– Programmed I/O

I/O occurs under the direct and continuous control of the CPU

– Interrupt-driven I/O

CPU issues an I/O command, then continues to execute, until interrupted by the I/O hardware signaling completion of the I/O operation

– Direct Memory Access (DMA)

Specialized I/O processor takes over control of an I/O operation from the CPU

Programmed I/O: Detail

- •CPU requests I/O operation
- •I/O device performs operation
- •I/O device sets status bits
- •CPU checks status bits periodically (polling)
- •I/O device does not inform CPU directly
- •I/O device does not interrupt CPU
- •CPU may wait or come back later

CPU may waste considerable time

Programmed I/O: Example

• Print a new line of text on a printer

Interrupt-Driven I/O

- Overcomes CPU waiting
- No repeated CPU checking of device
- I/O device interrupts when ready

Major improvement in CPU performance.

CS 160 **b**

0 Up and 58

Interrupt-Driven I/O: Example

0 Up and 57

- Print a new line of text on a printer
- CPU issues command to device for printer to advance the paper
- CPU continues with other execution until receives interrupt from the I/O device
- CPU issues command to move print head to beginning of line
- CPU continues with other execution until receives interrupt from the I/O device
- CPU issues command to specify character to print
- CPU continues with other execution until receives interrupt from the I/O device

Interrupt-Driven I/O: Interrupts

- •Issues I/O command
- Does other work
- Checks for interrupt at end of each instruction cycle (recall basic Instruction Cycle – next slide)

. . .

CS 160 **b**

Basic Instruction Cycle States

CS 160 **b** $0 \cup$ \blacksquare

Direct Memory Access

- • Interrupt driven and programmed I/O require active CPU intervention
	- Transfer rate is limited
		- CPU saves process state information
	- CPU is tied up

DMA is the solution.

Handling an Interrupt

- Save the current execution state
	- Values in registers
	- Program counter
	- Condition code
- Determine which device issued the interrupt
- Call the procedure that handles the device
	- Runs code for the specific interrupt (e.g., fetch & store)
- Clear the interrupt signal from the bus
- Restore the current execution state

CS 160 **by**

$0 \cup$ Mard 62

DMA Operation

- CPU tells DMA controller:
	- Read/Write
	- Device address
	- Starting address of memory block for data
	- Amount of data to be transferred
- CPU carries on with other work
- DMA controller has necessary digital logic to deal with transfer
- DMA controller sends interrupt when finished

DMA Transfer

- • DMA controller requests bus
	- Bus must allow multiple units to access the bus without interference
- When control of bus given, DMA controller begins transfer of data
- CPU can request bus for its operations and is given higher priority
- • Slows down CPU but not as much as CPU doing transfer

Effect of Cache

- What effect does a system with caching memory have on DMA?
	- Cache reduces the number of memory accesses, thus bus is available more often for DMA use

CS 160 **by**

 $0 \cup$ Mard 66

DMA Configurations [1]

0 Up and 65

- •Single Bus, Detached DMA controller
- Each transfer uses bus twice
	- I/O to DMA then DMA to memory
- Twice the potential interference with the CPU

DMA Configurations [2]

- •Single Bus, Integrated DMA controller
- Controller may support >1 device
- Each transfer uses bus once
	- DMA to memory

 CS 160 F

CS 160 **b**

 CS 160 F

DMA Configurations [3]

- Separate I/O Bus
- Bus supports all DMA enabled devices
- Each transfer uses bus once
	- DMA to memory

I/O Processors

- I/O devices getting more sophisticated
	- e.g. 3D graphics cards
- I/O Module enhanced to become a processor (with memory)
- CPU instructs I/O controller to do transfer
- I/O controller does entire transfer
- Improves speed
	- Takes load off CPU
	- Dedicated processor is faster

CS 160 **UT** 0 Up and 69 CS 160 **UT** 0 Up and 70 **Evolution of I/O**• CPU directly controlled peripheral device • I/O module (controller) added using programmed I/O • Interrupts employed for notification • I/O module given direct access to memory (called DMA) • I/O module enhanced to become a processor (called I/O channel or processor) • I/O module adds local memory **Standard I/O Interfaces**

Computer System & Different Interfaces

Bus Standards

- Industry Standard Architecture (ISA)
	- A de facto standard due to IBM PC
	- Basically the PC/AT bus running at 8.33 MHz with 16-bit transfer

- \bullet Other three widely used bus standards:
	- PCI (Peripheral Component Interconnect)
	- SCSI (Small Computer System Interface)
	- USB (Universal Serial Bus)

```
CS 160 UT
```
 CS 160 F

 \sim 0 $\,$ March 74

PCI [2]

- plug-and-play
- extremely popular, used by the Pentium and the Sun UltraSPARC Iii
- uses a centralized bus arbiter, mostly is built into one of the bridge chips.

 CS 160 F

–

•

SCSI [1]

- •**Small Computer System Interface (SCSI) is a** standard for interfaces to I/O devices defined by American National Standards Institute (ANSI) under the designation X3.131.
	- 8 16 data lines
	- 5 MB/sec to 160 MB/sec
	- maximum capacity: 8 16 devices
- The SCSI bus is connected to the processor bus through a SCSI controller that uses DMA for data transfer.
- \bullet There are two types of controllers connected to a SCSI bus.
	- An *initiator* (such as the SCSI controller) has the ability to select a particular target and to send commands specifying the operations.
	- A *target* (such as the disk controller) carries out the commands it receives from the initiator.

CS 160 **UT**

0 U.S. Ward 78

SCSI [4]

- 2) When the initiator wins the arbitration (distributed arbitration), it selects the target (**selection**) and hands over control of the bus to the target (logical connection established).
- 3) The target requests an input from initiator; the initiator sends a command specifying the read operation.
- 4) The target suspends the connection, releases the bus; then performs the disk seek operation (may be several ms long delay).

CS 160 **UT**

SCSI [3]

Ward 77

- There are 4 phases involved in a SCSI bus operations : **arbitration**, **selection**, **reselection**, and **data transfer**.
- Example: The processor sends a command to the SCSI controller to read 2 non-contiguous disk sectors from a disk drive.
	- 1) The initiator (SCSI controller) contends for bus control (**arbitration**).

SCSI [5]

- 5) The target sends a seek command to the disk drive to read the first sector; then requests control of the bus; wins the arbitration; then reselects the initiator to restore the connection (**reselection**).
- 6) The target transfers the first sector to the initiator (**data transfer**), then suspends the connection again.
- 7) The target sends a seek command to the disk drive to read the second sector, then transfers it to the initiator as before. The logical connection is then terminated.

Ward 81

USB [1]

SCSI [6]

- The data transfers are always controlled by the target controller.
- While a particular connection is suspended, other devices can use the bus. This ability to overlap data transfer requests leads to its high performance.

CS 160 **by**

 $0 \cup$ March 82

USB [2]

– plug-and-play

- when a new I/O device is plugged in, the root hub detects this event and interrupts the OS
- The OS queries the device to find out what it is and how much USB bandwidth it needs
- If the OS decides that there is enough bandwidth, it assigns the new device a unique address and downloads this address and other information to configuration registers inside the device

CS 160 **b**

• The Universal Serial Bus (USB)

- developed by collaborative efforts of computer and communications companies, including Compaq, Hewlett-Packard, Intel, Lucent, Microsoft, Nortel Networks, and Philips
- provide a simple, low-cost, and easy to use interconnection system
- accommodate a wide range of data transfer characteristics for I/O devices, including Internet connections (low-speed: 1.5Mbits/s, full-speed: 12Mbits/s, high-speed: 480Mbits/s (USB 2.0))

